參數(shù)資料
型號: IDTSSTE32882HLBAKG
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 8/73頁
文件大?。?/td> 0K
描述: IC REGISTERING CLK DRIVER 176BGA
標(biāo)準(zhǔn)包裝: 170
類型: 時鐘緩沖器/驅(qū)動器,多路復(fù)用器
PLL:
主要目的: 存儲器,DDR3,RDIMM
輸入: CMOS
輸出: CMOS
電路數(shù): 1
比率 - 輸入:輸出: 5:60
差分 - 輸入:輸出: 是/是
頻率 - 最大: 810MHz
電源電壓: 1.282 V ~ 1.575 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 176-TFBGA
供應(yīng)商設(shè)備封裝: 176-CABGA(13.5x8)
包裝: 托盤
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
16
SSTE32882HLB
7201/14
SSTE32882HLB
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
COMMERCIAL TEMPERATURE
Function Table (Each Flip Flop) with QuadCS Mode Disabled
Power
Vrefca1
Reference Voltage Input reference voltage for the differential data inputs, VDD/2
(0.75V) nominal.
Vdd
Register Power
Power supply voltage (Register)
Vss
Register Ground
Ground (Register)
AVdd
Analog Power
Analog supply voltage (PLL)
AVss
Analog Ground
Analog ground (PLL)
PVdd
PLL Power
Clock logic and clock output driver power supply (PLL)
PVss
PLL Ground
Clock logic and clock output driver ground (PLL)
RSVD
I/O
Reserved pins, must be left floating (PLL)
1
1.35V/1.5V CMOS inputs use VREFCA as the switching point reference for these recievers.
2
These outputs are optimized for memory applications to drive DRAM inputs to 1.35V/1.5V signaling levels.
3
Voltage levels according standard JESD8-11A, wide range, non terminated logic.
Inputs
Outputs1
1
Q0 means the output does not change state.
RESET
DCS0
DCS1
CK2
2
It is illegal to hold both the CK and CK inputs at static logic HIGH levels or static complementary logic levels (LOW and HIGH) when
RESET is driven HIGH.
ADDR3
3
ADDR = DA[15:0], DBA[2:0]
CMD4
4
CMD = DRAS, DCAS, DWE.
CTRL5
5
CTRL = DODTn, DCKEn.
Qn6
6
Qn = QxAn, QxRAS, QxCAS, QxWE, and QxBAn.
QxCS0
QxCS1
QxODTn
QxCKEn
HL
L
Control
Word
Control
Word
Control
Word
Q0
HH
Q0
H
X
L or H H or L
X
Q0
HL
H
XX
X
Follows
Input
LH
Follows
Input
Follows
Input
H
X
L
X
float
L
HH
L
XX
X
Follows
Input
HL
Follows
Input
Follows
Input
HH
H
X or
float
X or float
X
Q0 or
float7
7
Depending on Control Word RC0 Bit DA4. If RC0 DA4 is cleared, previous state (Q0) is maintained. Address floating is
disabled independent of control word RC0 once 3T timing is activated.
HH
Follows
Input
Follows
Input
L
X or
float
X or
float
X or
float
X or
float
X or
float
X or float
X or
float
L
Signal Group
Signal Name
Type
Description
相關(guān)PDF資料
PDF描述
ISL81487IB-T IC TXRX RS485/422 5V HS 8-SOIC
ISL81487IB IC TXRX RS485/422 5V HS 8-SOIC
CS3108A-24-58P CONN PLUG 13POS RT ANG W/PINS
CY28410ZXC IC CLOCK CK410GRANTSDALE 56TSSOP
D38999/24WJ4SA CONN RCPT 56POS JAM NUT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDTSSTE32882HLBAKG8 功能描述:IC REGISTERING CLK DRIVER 176BGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6
IDTSSTE32882HLBBKG 功能描述:IC REGISTERING CLK DRIVER 176BGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
IDTSSTE32882HLBBKG8 制造商:Integrated Device Technology Inc 功能描述:IC REGISTERING CLK DRIVER 176BGA
IDTSSTE32882KA1AKG 功能描述:IC REGISTERING CLK DRIVER 176BGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
IDTSSTE32882KA1AKG8 制造商:Integrated Device Technology Inc 功能描述:IC REGISTERING CLK DRIVER 176BGA