- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9596 > IDTSSTE32882HLBAKG (IDT, Integrated Device Technology Inc)IC REGISTERING CLK DRIVER 176BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | IDTSSTE32882HLBAKG |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 33/73頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC REGISTERING CLK DRIVER 176BGA |
| 標(biāo)準(zhǔn)包裝： | 170 |
| 類型： | 時(shí)鐘緩沖器/驅(qū)動(dòng)器，多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | 存儲(chǔ)器，DDR3，RDIMM |
| 輸入： | CMOS |
| 輸出： | CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 5:60 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 810MHz |
| 電源電壓： | 1.282 V ~ 1.575 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 176-TFBGA |
| 供應(yīng)商設(shè)備封裝： | 176-CABGA（13.5x8） |
| 包裝： | 托盤 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)當(dāng)前第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
39
SSTE32882HLB
7201/14
SSTE32882HLB
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
COMMERCIAL TEMPERATURE
SSTE32882HLB Device Initialization Sequence1 when Power and Clock are Stable
1. x=Logic low or lolgic high. Z=floating.
2. n = 1 for QuadCS disabled mode, n = 3 for QuadCS enabled mode.
3. The feedback clock (FBOUT and FBOUT) pins may or may not be actively driven by the device.
4. QxCKEn and ERROUT will be driven to these logic states by the register after RESET is driven low and VDD is 1.35V or 1.5V (nominal).
5. This indicates the state of QxODTx after RESET switches from low-to-high and before the rising CK edge (falling CK edge). After the first rising CK edge,
within (tSTAB - tACT) us, the state of QxODTx is a function of DODTx (high or low)
Parity
The SSTE32882HLB includes a parity checking function. The SSTE32882HLB accepts a parity bit from the memory
controller at its input pin PAR_IN one cycle after the corresponding data input, compares it with the data received on the
D-inputs and indicates on its open-drain ERROUT pin (active low) whether a parity error has occurred. The computation only
takes place for data which is qualified by at least one of the DCS[n:0] signals being LOW.
If an error occurs, and ERROUT is driven low with the third input clock edge after the corresponding data on the D-inputs. It
becomes high impedance with the 5th input clock cycle after the data corresponding with a parity error. In case of consecutive
errors ERROUT becomes high impedance with the 5th input clock cycle after the last data corresponding with a parity error.
The DIMM-dependent signals (DCKE0, DCKE1, DCS0, DCS1, DODT0 and DODT1) are not included in the parity check
computations.
Parity Timing Scheme Waveforms
The PAR_IN signal arrives one input clock cycle after the corresponding data input signals. ERROUT is generated three input
clock cycles after the corresponding data is registered. If ERROUTgoes low, it stays low for a minimum of two input clock
cycles or until RESET is driven low. The following figure shows the parity diagram with single parity-error occurrence and
assumes the occurrence of only one parity error when data is clocked in at the n input clock cycle (PAR_IN clocked in on the
n+1 input clock cycle).
Step Power
Inputs: Signals provided by the controller
Outputs: Signals provided by the device
VDD,
AVDD,
PVDD
RESET
Vref
DCS
[n:1]2
DODT
[0:1]
DCKE
[0:1]
DA/C
PAR_I
N
CK, CK
QCS
[0:1]
QODT
[0:1]
QCKE
[0:1]
QxA/C ERROUT Y[0:3]
Y[0:3]
FB
OUT3
0
VDD
H
stable
voltage
X
running
X
running running
1
VDD
H
stable
voltage
X
running
X
running running
2
VDD
L
stable
voltage
X
running
Z
L4
Z
H4
ZZ
3
VDD
L
stable
voltage
X
running
ZZ
LZ
HZ
Z
4
VDD
L
stable
voltage
H
X
L
X
running
Z
LZ
HZ
Z
5
VDD
L
stable
voltage
HX
L
XX
running
Z
LZ
HZ
Z
6
VDD
H
stable
voltage
HX
L
XX
running
H
L5
LX
H
running running
7
VDD
H
stable
voltage
H
X
running
After Step 6 (Step 7 and beyond), the device outputs are as
defined in the device Function Tables.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL81487IB-T | IC TXRX RS485/422 5V HS 8-SOIC |
| ISL81487IB | IC TXRX RS485/422 5V HS 8-SOIC |
| CS3108A-24-58P | CONN PLUG 13POS RT ANG W/PINS |
| CY28410ZXC | IC CLOCK CK410GRANTSDALE 56TSSOP |
| D38999/24WJ4SA | CONN RCPT 56POS JAM NUT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDTSSTE32882HLBAKG8 | 功能描述:IC REGISTERING CLK DRIVER 176BGA RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
| IDTSSTE32882HLBBKG | 功能描述:IC REGISTERING CLK DRIVER 176BGA RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| IDTSSTE32882HLBBKG8 | 制造商:Integrated Device Technology Inc 功能描述:IC REGISTERING CLK DRIVER 176BGA |
| IDTSSTE32882KA1AKG | 功能描述:IC REGISTERING CLK DRIVER 176BGA RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| IDTSSTE32882KA1AKG8 | 制造商:Integrated Device Technology Inc 功能描述:IC REGISTERING CLK DRIVER 176BGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。