參數(shù)資料
型號(hào): IDTSSTE32882HLBAKG8
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 54/73頁(yè)
文件大?。?/td> 0K
描述: IC REGISTERING CLK DRIVER 176BGA
標(biāo)準(zhǔn)包裝: 1
類(lèi)型: 時(shí)鐘緩沖器/驅(qū)動(dòng)器,多路復(fù)用器
PLL:
主要目的: 存儲(chǔ)器,DDR3,RDIMM
輸入: CMOS
輸出: CMOS
電路數(shù): 1
比率 - 輸入:輸出: 5:60
差分 - 輸入:輸出: 是/是
頻率 - 最大: 810MHz
電源電壓: 1.282 V ~ 1.575 V
工作溫度: 0°C ~ 70°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 176-TFBGA
供應(yīng)商設(shè)備封裝: 176-CABGA(13.5x8)
包裝: 標(biāo)準(zhǔn)包裝
其它名稱(chēng): 800-2597-6
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
58
SSTE32882HLB
7201/14
SSTE32882HLB
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
COMMERCIAL TEMPERATURE
A or B output disable allows the use of the SSTE32882HLB in reduced parts count applications such as DDR3 Mini-RDIMMs.
When output disable is asserted, all outputs on the corresponding side of the register, including the clock drivers, remain in
Hi-Z at all times. When RC0[DBA0] = 1, all A-side Q-outputs and Y1 and Y3 outputs will be disabled. When RC0[DBA1] =
1, all B-side Q-outputs and Y0 and Y2 outputs will be disabled. When RC0[DBA0] = 1 and RC0[DBA1] = 1, all A-side and
B-side Q-outputs and Yn outputs will be disabled.
RC1: Clock Driver Enable Control Word
Output clocks may be individually turned on or off to conserve power. The system must read the module SPD to determine
which clock outputs are used by the module. The PLL remains locked on CK/CK unless the system stops the clock inputs to
the SSTE32882HLB to enter the lowest power mode.
RC2: Timing Control Word
Input
Definition
Encoding
DBA1
DBA0
DA4
DA3
x
0
Disable Y0/Y0 clock
Y0/Y0 clock enabled
xx
x
1
Y0/Y0 clock disabled
x
0
x
Disable Y1/Y1 clock
Y1/Y1 clock enabled
xx
1
x
Y1/Y1 clock disabled
x
0
x
Disable Y2/Y2 clock
Y2/Y2 clock enabled
x1
x
Y2/Y2 clock disabled
0
x
Disable Y3/Y3 clock
Y3/Y3 clock enabled
1x
x
Y3/Y3 clock disabled
Input
Definition
Encoding
DBA1
DBA0
DA4
DA3
xx
x
0
Address- and command-nets pre-launch
(Control Signals QxCKE, QxCS, QxODT
do not apply)
Standard (1/2 Clock)
x
1
Address and command nets pre-launch (3/4
Clock)
xx
0
x
1T/3T Output timing
1T timing
xx
1
x
3T timing(1)
1
There is no floating once 3T timing is activated.
x0
x
Input Bus Termination(2)
2
If MIRROR is ‘HIGH’ then Input Bus Termination (IBT) is turned off, or on all inputs except the DCSn and DODTn
inputs.
100
x
1
x
150
0x
x
Frequency Band Select
Operation (Frequency Band 1)
1
x
Test Mode (Frequency Band 2)
相關(guān)PDF資料
PDF描述
V28C15M100BF2 CONVERTER MOD DC/DC 15V 100W
MS27497E16F8PA CONN RCPT 8POS WALL MNT W/PINS
V28C15M100B2 CONVERTER MOD DC/DC 15V 100W
VI-J5X-MX-F2 CONVERTER MOD DC/DC 5.2V 75W
D38999/24WJ4PB CONN RCPT 56POS JAM NUT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDTSSTE32882HLBBKG 功能描述:IC REGISTERING CLK DRIVER 176BGA RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類(lèi)型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱(chēng):93786AFT
IDTSSTE32882HLBBKG8 制造商:Integrated Device Technology Inc 功能描述:IC REGISTERING CLK DRIVER 176BGA
IDTSSTE32882KA1AKG 功能描述:IC REGISTERING CLK DRIVER 176BGA RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類(lèi)型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱(chēng):93786AFT
IDTSSTE32882KA1AKG8 制造商:Integrated Device Technology Inc 功能描述:IC REGISTERING CLK DRIVER 176BGA
IDTSSTUB32866BHLF 功能描述:IC BUFFER 25BIT CONF REG 96LFBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 專(zhuān)用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類(lèi)型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱(chēng):568-1854-1