IDT82P2916 2010 Integrated Device Technology, Inc. DSC-7232/1 16-Channel High-Density T1/E1/J1 Line Interface Unit IDT and th" />
參數(shù)資料
型號： IDT82P2916BFG
廠商： IDT, Integrated Device Technology Inc
文件頁數(shù)： 128/138頁
文件大?。?/td> 0K
描述： IC LIU T1/E1/J1 16CH SH 484BGA
標(biāo)準(zhǔn)包裝： 84
功能： 線路接口單元（LIU）
接口： E1，J1，T1
電路數(shù)： 16
電源電壓： 1.8V, 3.3V
功率（瓦特）： 3.10W
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 484-LFBGA
供應(yīng)商設(shè)備封裝： 484-CABGA（19x19）
包裝： 托盤
包括： AIS 警報(bào)檢測器和發(fā)生器，回送功能，PRBS 發(fā)生器 / 檢測器，遠(yuǎn)程檢測器和發(fā)生器
9
April 24, 2010
IDT82P2916
2010 Integrated Device Technology, Inc.
DSC-7232/1
16-Channel
High-Density T1/E1/J1
Line Interface Unit
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.
FEATURES
Integrates 16 channels T1/E1/J1 short haul line interface units
for 100
T1, 120 E1, 110 J1 twisted pair cable and 75
E1 coaxial cable applications
Per-channel configurable Line Interface options
Supports various line interface options
– Differential and Single Ended line interfaces
– true Single Ended termination on primary and secondary side of trans-
former for E1 75
coaxial cable applications
– transformer-less for Differential interfaces
Fully integrated and software selectable receive and transmit
termination
– Option 1: Fully Internal Impedance Matching with integrated receive
termination resistor
– Option 2: Partially Internal Impedance Matching with common external
resistor for improved device power dissipation
– Option 3: External impedance Matching termination
Supports global configuration and per-channel configuration to
T1, E1 or J1 mode
Per-channel programmable features
Provides T1/E1/J1 short haul waveform templates and user-
programmable arbitrary waveform templates
Provides two JAs (Jitter Attenuator) for each channel of receiver
and transmitter
Supports AMI/B8ZS (for T1/J1) and AMI/HDB3 (for E1) encoding
and decoding
Per-channel System Interface options
Supports Single Rail, Dual Rail with clock or without clock and
sliced system interface
Integrated Clock Recovery for the transmit interface to recover
transmit clock from system transmit data
Per-channel system and diagnostic functions
Provides transmit driver over-current detection and protection
with optional automatic high impedance of transmit interface
Detects and generates PRBS (Pseudo Random Bit Sequence),
ARB (Arbitrary Pattern) and IB (Inband Loopback) in either
receive or transmit direction
Provides defect and alarm detection in both receive and transmit
directions.
– Defects include BPV (Bipolar Violation) /CV (Code Violation) and EXZ
(Excessive Zeroes)
– Alarms include LLOS (Line LOS), SLOS (System LOS), TLOS
(Transmit LOS) and AIS (Alarm Indication Signal)
Programmable LLOS detection /clear levels. Compliant with ITU
and ANSI specifications
Various pattern, defect and alarm reporting options
– Serial hardware LLOS reporting (LLOS, LLOS0) for all 16 channels
– Configurable per-channel hardware reporting with RMF/TMF
(Receive /Transmit Multiplex Function)
– Register access to individual registers or 16-bit error counters
Supports Analog Loopback, Digital Loopback and Remote
Loopback
Supports T1.102 line monitor
Hitless Protection Switching (HPS) without external Relays
Supports 1+1 and 1:1 hitless protection switching
Asynchronous hardware control (OE, RIM) for fast global high
impedance of receiver and transmitter (hot switching between
working and backup board)
High impedance transmitter and receiver while powered down
Per-channel register control for high impedance, independent for
receiver and transmitter
Clock Inputs and Outputs
Flexible master clock (N x 1.544 MHz or N x 2.048 MHz) (1
≤ N ≤
8, N is an integer number)
Two selectable reference clock outputs
– from the recovered clock of any of the 16 channels
– from external clock input
– from device master clock
Integrated clock synthesizer can multiply or divide the reference
clock to a wide range of frequencies: 8 KHz, 64 KHz, 2.048 MHz,
4.096 MHz, 8.192 MHz, 19.44 MHz and 32.768 MHz
Cascading is provided to select a single reference clock from
multiple devices without the need for any external logic
Microprocessor Interface
Supports Serial microprocessor interface
Other Key Features
IEEE1149.1 JTAG boundary scan
Two general purpose I/O pins
3.3 V I/O with 5 V tolerant inputs
3.3 V and 1.8 V power supply
Package: 484-pin Fine Pitch BGA (19 mm X 19 mm)
Applicable Standards
AT&T Pub 62411 Accunet T1.5 Service
ANSI T1.102, T1.403 and T1.231
Bellcore TR-TSY-000009, GR-253-CORE and GR-499-CORE
ETSI CTR12/13
ETS 300166 and ETS 300 233
G.703, G.735, G.736, G.742, G.772, G.775, G.783 and G.823
O.161
ITU I.431 and ITU O.171
相關(guān)PDF資料
PDF描述
IDT82P5088BBG IC LIU T1/E1/J1 OCTAL 256PBGA
IDT82V2041EPPG IC LIU T1/J1/E1 1CH 44-TQFP
IDT82V2042EPFG IC LIU T1/J1/E1 2CH SHORT 80TQFP
IDT82V2044EPFG IC LIU T1/E1 QUAD SHORT 128-TQFP
IDT82V2048DAG IC LIU T1/E1 8CH SHORT 144-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT82P2916BFG8 制造商:Integrated Device Technology Inc 功能描述:IC LIU T1/E1/J1 16CH SH 484BGA
IDT82P5088 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Universal Octal T1/E1/J1 LIU with Integrated Clock Adapter
IDT82P5088BBBLANK 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Universal Octal T1/E1/J1 LIU with Integrated Clock Adapter
IDT82P5088BBG 功能描述:IC LIU T1/E1/J1 OCTAL 256PBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:*
IDT82P5088BBG8 制造商:Integrated Device Technology Inc 功能描述:IC LIU T1/E1/J1 OCTAL 256PBGA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*