- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11006 > IDT82P2816BB (IDT, Integrated Device Technology Inc)IC LIU T1/J1/E1 16+1CH 416-PBGA PDF資料下載
參數(shù)資料
| 型號： | IDT82P2816BB |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 86/146頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU T1/J1/E1 16+1CH 416-PBGA |
| 標(biāo)準(zhǔn)包裝： | 5 |
| 功能： | 線路接口單元（LIU） |
| 接口： | E1，J1，T1 |
| 電路數(shù)： | 1 |
| 電源電壓： | 1.8V, 3.3V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 416-BGA |
| 供應(yīng)商設(shè)備封裝： | 416-PBGA（27x27） |
| 包裝： | 托盤 |
| 包括： | 缺陷和警報檢測，驅(qū)動器過流檢測和保護，LLOS 檢測，PRBSARB / IB 檢測和生成 |
| 其它名稱： | 82P2816BB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁當(dāng)前第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁
IDT82P2816
16(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT
Functional Description
44
February 6, 2009
3.5.5.2 Pattern Detection
Data received from the line side or data input from the transmit
system side may be extracted for pattern detection. The direction of data
extraction is determined by the PD_POS bit (b3, PD,...). One of PRBS or
ARB pattern is selected for detection and IB detection is always active.
If data is extracted from the receive path, before pattern detection the
data should be decoded by using AMI or B8ZS (for T1/J1) / HDB3 (for
E1). The decoding rule is selected by the R_CODE bit (b2, RCF1,...).
If data is extracted from the transmit path, before pattern detection
the data should be decoded by using AMI or B8ZS (for T1/J1) / HDB3
(for E1) in Transmit Dual Rail NRZ Format mode and Transmit Dual Rail
RZ Format mode. The decoding rule is selected by the T_CODE bit (b2,
Pseudo Random Bit Sequence (PRBS) /Arbitrary Pattern (ARB)
Detection
The extracted data can be optionally inverted by the PAD_INV bit
(b2, PD,...) before PRBS/ARB detection.
The extracted data is used to compare with the desired pattern. The
desired pattern is re-generated from the extracted data if the desired
pattern is (2^20 - 1) QRSS per O.150-4.5, (2^15 - 1) PRBS per O.152 or
(2^11 - 1) PRBS per O.150; or the desired pattern is programmed in the
ARB[23:0] bits (b7~0, ARBH~ARBM~ARBL,...) if the desired pattern is
ARB. The desired pattern is selected by the PAD_SEL[1:0] bits (b1~0,
PD,...).
In summary, do the followings step by step to detect PRBS/ARB:
Select the detection direction by the PD_POS bit (b3, PD,...);
Set the ARB[23:0] bits (b7~0, ARBH~ARBM~ARBL,...) if the ARB
pattern is desired - this step is omitted if the PRBS pattern is
desired;
Select the desired PRBS/ARB pattern by the PAD_SEL[1:0] bits
(b1~0, PD,...).
The priority of decoding, data inversion, pattern re-generation, bit
programming and pattern comparison is shown in Figure-24.
Figure-24 PRBS / ARB Detection
During comparison, if the extracted data coincides with the re-gener-
ated PRBS pattern or the programmed ARB pattern for more than 64-bit
hopping window, the pattern is synchronized and the PA_S bit (b5,
STAT1,...) will be set.
In synchronization state, if more than 6 PRBS/ARB errors are
detected in a 64-bit hopping window, the pattern is out of synchroniza-
tion and the PA_S bit (b5, STAT1,...) will be cleared.
In synchronization state, each mismatched bit will generate a PRBS/
ARB error. When a PRBS/ARB error is detected during the synchroniza-
tion, the ERR_IS bit (b1, INTS2,...) will be set and an interrupt will be
reported by INT if not masked by the ERR_IM bit (b1, INTM2,...). The
PRBS/ARB error may be counted by an internal Error Counter. Refer to
A transition from ‘0’ to ‘1’ on the PA_S bit (b5, STAT1,...) or any tran-
sition (from ‘0’ to ‘1’ or from ‘1’ to ‘0’) on the PA_S bit (b5, STAT1,...) will
set the PA_IS bit (b5, INTS1,...) to ‘1’, as selected by the PA_IES bit (b5,
INTES,...). When the PA_IS bit (b5, INTS1,...) is ‘1’, an interrupt will be
reported by INT if not masked by the PA_IM bit (b5, INTM1,...).
The PRBS/ARB synchronization status may be indicated by the
RMFn or TMFn pin. Refer to Section 3.5.7 Receive /Transmit Multiplex
from Rx path
or Tx path
Decoding
Data
Inversion
PRBS Re-
Generation
Comparison
ARB[23:0]
Programming
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-201-IY-F2 | CONVERTER MOD DC/DC 12V 50W |
| VI-B3Y-IW-B1 | CONVERTER MOD DC/DC 3.3V 66W |
| AS2540 | IC TELEPHONE CMOS MULTIFU 28SOIC |
| VI-B3Y-IV-S | CONVERTER MOD DC/DC 3.3V 99W |
| VI-200-IY-F3 | CONVERTER MOD DC/DC 5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT82P2816BBG | 功能描述:IC LINE INTERFACE UNIT 416-PBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| IDT82P2821 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:21(+1) Channel High-Density T1/E1/J1 Line Interface Unit |
| IDT82P2821BH | 功能描述:IC LIU T1/J1/E1 21+1CH 640-PBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| IDT82P2821BHG | 功能描述:IC LINE INTERFACE UNIT 640-PBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| IDT82P2828 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:28(+1) Channel High-Density T1/E1/J1 Line Interface Unit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。