- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄11006 > IDT82P2816BB (IDT, Integrated Device Technology Inc)IC LIU T1/J1/E1 16+1CH 416-PBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT82P2816BB |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 61/146頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU T1/J1/E1 16+1CH 416-PBGA |
| 標(biāo)準(zhǔn)包裝： | 5 |
| 功能： | 線路接口單元（LIU） |
| 接口： | E1，J1，T1 |
| 電路數(shù)： | 1 |
| 電源電壓： | 1.8V, 3.3V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 416-BGA |
| 供應(yīng)商設(shè)備封裝： | 416-PBGA（27x27） |
| 包裝： | 托盤(pán) |
| 包括： | 缺陷和警報(bào)檢測(cè)，驅(qū)動(dòng)器過(guò)流檢測(cè)和保護(hù)，LLOS 檢測(cè)，PRBSARB / IB 檢測(cè)和生成 |
| 其它名稱： | 82P2816BB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)當(dāng)前第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)
IDT82P2816
16(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT
Pin Description
21
February 6, 2009
IM
Input
(Pull-Up)
AC17
IM: Interface Mode Selection
In Parallel Motorola or Intel microprocessor interface, IM selects multiplexed bus or non-multi-
plexed bus for the device:
GNDD - Parallel Motorola /Intel Non-Multiplexed microprocessor interface.
Open - Parallel Motorola /Intel Multiplexed microprocessor interface.
In Serial microprocessor interface, this pin should be connected to GNDD.
ALE / AS
Input
AD17
ALE: Address Latch Enable
In Parallel Intel Multiplexed microprocessor interface, this multiplex pin is used as ALE.
The address on A[10:8] and D[7:0] (A[7:0] are ignored) is sampled into the device on the fall-
ing edges of ALE.
AS: Address Strobe
In Parallel Motorola Multiplexed microprocessor interface, this multiplex pin is used as AS.
The address on A[10:8] and D[7:0] (A[7:0] are ignored) is latched into the device on the falling
edges of AS.
In Parallel Motorola /Intel Non-Multiplexed microprocessor interface, this pin should be pulled
high.
In Serial microprocessor interface, this pin should be connected to GNDD.
SCLK / DS / RD
Input
AE18
SCLK: Shift Clock
In Serial microprocessor interface, this multiplex pin is used as SCLK.
SCLK inputs the shift clock for the Serial microprocessor interface. Data on SDI is sampled by
the device on the rising edge of SCLK. Data on SDO is updated on the falling edge of SCLK.
DS: Data Strobe (Active Low)
In Parallel Motorola microprocessor interface, this multiplex pin is used as DS.
During a write operation (R/W = 0), data on D[7:0] is sampled into the device. During a read
operation (R/W = 1), data is driven to D[7:0] by the device.
RD: Read Strobe (Active Low)
In Parallel Intel microprocessor interface, this multiplex pin is used as RD.
RD is asserted low by the microprocessor to initiate a read operation. Data is driven to D[7:0]
by the device during the read operation.
SDI / R/W / WR
Input
AF17
SDI: Serial Data Input
In Serial microprocessor interface, this multiplex pin is used as SDI.
Address and data on this pin are serially clocked into the device on the rising edge of SCLK.
R/W: Read / Write Select
In Parallel Motorola microprocessor interface, this multiplex pin is used as R/W.
R/W is asserted low for write operation or high for read operation.
WR: Write Strobe (Active Low)
In Parallel Intel microprocessor interface, this multiplex pin is used as WR.
WR is asserted low by the microprocessor to initiate a write operation. Data on D[7:0] is sam-
pled into the device during a write operation.
Name
I / O
Pin No.
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-201-IY-F2 | CONVERTER MOD DC/DC 12V 50W |
| VI-B3Y-IW-B1 | CONVERTER MOD DC/DC 3.3V 66W |
| AS2540 | IC TELEPHONE CMOS MULTIFU 28SOIC |
| VI-B3Y-IV-S | CONVERTER MOD DC/DC 3.3V 99W |
| VI-200-IY-F3 | CONVERTER MOD DC/DC 5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT82P2816BBG | 功能描述:IC LINE INTERFACE UNIT 416-PBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| IDT82P2821 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:21(+1) Channel High-Density T1/E1/J1 Line Interface Unit |
| IDT82P2821BH | 功能描述:IC LIU T1/J1/E1 21+1CH 640-PBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| IDT82P2821BHG | 功能描述:IC LINE INTERFACE UNIT 640-PBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| IDT82P2828 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:28(+1) Channel High-Density T1/E1/J1 Line Interface Unit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。