參數(shù)資料
型號: IDT79RC32K438-300BB
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 4/59頁
文件大?。?/td> 0K
描述: IC MPU 32BIT CORE 300MHZ 416-BGA
標(biāo)準(zhǔn)包裝: 40
系列: Interprise™
處理器類型: MIPS32 32-位
速度: 300MHz
電壓: 1.3V
安裝類型: 表面貼裝
封裝/外殼: 416-BGA
供應(yīng)商設(shè)備封裝: 416-PBGA(27x27)
包裝: 托盤
其它名稱: 79RC32K438-300BB
12 of 59
May 25, 2004
IDT 79RC32438
Pin Characteristics
Note: Some input pads of the RC32438 do not contain internal pull-ups or pull-downs. Unused inputs should be tied off to appropriate
levels. This is especially critical for unused control signal inputs (such as BRN) which, if left floating, could adversely affect the RC32438’s
operation. Also, any input pin left floating can cause a slight increase in power consumption.
JTAG_TRST_N
I
JTAG Reset. This active low signal asynchronously resets the boundary scan
logic, JTAG TAP Controller, and the EJTAG Debug TAP Controller. An external
pull-up on the board is recommended to meet the JTAG specification in cases
where the tester can access this signal. However, for systems running in func-
tional mode, one of the following should occur:
1) actively drive this signal low with control logic
2) statically drive this signal low with an external pull-down on the board
3) clock JTAG_TCK while holding EJTAG_TMS and/or JTAG_TMS high.
Debug
CPU
O
CPU Transaction. This signal is asserted during all CPU instruction fetches and
data transfers to/from the DDR and devices on the memory and peripheral bus.
The signal is negated during PCI and DMA transactions to/from the DDR and
devices on the memory and peripheral bus.
INST
O
Instruction or Data. This signal is driven high during CPU instruction fetches on
the memory and peripheral bus memory or DDR bus.
Function
Pin Name
Type
Buffer
I/O Type
Internal
Resistor
Notes1
Memory and
Peripheral Bus
BDIRN
O
LVTTL
High Drive
BGN
O
LVTTL
Low Drive
BOEN
O
LVTTL
High Drive
BRN
I
LVTTL
STI2
pull-up
BWEN[1:0]
O
LVTTL
High Drive
CSN[5:0]
O
LVTTL
High Drive
MADDR[21:0]
O
LVTTL
High Drive
MDATA[15:0]
I/O
LVTTL
High Drive
OEN
O
LVTTL
High Drive
RWN
O
LVTTL
High Drive
WAITACKN
I
LVTTL
STI
pull-up
Table 2 Pin Characteristics (Part 1 of 4)
Signal
Type
Name/Description
Table 1 Pin Description (Part 9 of 9)
相關(guān)PDF資料
PDF描述
IDT71V65603S150BQI IC SRAM 9MBIT 150MHZ 165FBGA
FMC35DRYN-S13 CONN EDGECARD 70POS .100 EXTEND
IDT79RC32K438-266BBI IC MPU 32BIT CORE 266MHZ 416-BGA
IDT71V65603S133BQI IC SRAM 9MBIT 133MHZ 165FBGA
IDT79RC32K438-266BBGI IC MPU 32BIT CORE 266MHZ 416-BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT79RC32K438-300BBG 功能描述:IC MPU 32BIT CORE 300MHZ 416-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應(yīng)商設(shè)備封裝:516-PBGAPGE(27x27) 包裝:托盤
IDT79RC32T332-100DH 功能描述:IC MPU 32BIT CORE 100MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
IDT79RC32T332-100DHI 功能描述:IC MPU 32BIT CORE 100MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
IDT79RC32T332-133DH 功能描述:IC MPU 32BIT CORE 133MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
IDT79RC32T332-133DHI 功能描述:IC MPU 32BIT CORE 133MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤