參數(shù)資料
型號(hào): IDT72V51236L6BB
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 8/56頁(yè)
文件大?。?/td> 0K
描述: IC FLOW CTRL MULTI QUEUE 256-BGA
標(biāo)準(zhǔn)包裝: 1
類型: 多隊(duì)列流量控制
安裝類型: 表面貼裝
封裝/外殼: 256-BBGA
供應(yīng)商設(shè)備封裝: 256-BGA(17x17)
包裝: 托盤
其它名稱: 72V51236L6BB
16
IDT72V51236/72V51246/72V51256 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES
(4 QUEUES) 36 BIT WIDE CONFIGURATION 589,824, 1,179,648 and 2,359,296 bits
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
AC ELECTRICAL CHARACTERISTICS (CONTINUED)
(Commercial: VCC = 3.3V ± 0.15V, TA = 0
°C to +70°C;Industrial: VCC = 3.3V ± 0.15V, TA = 40°C to +85°C; JEDEC JESD8-A compliant)
Commercial
Com'l & Ind'l(1)
IDT72V51236L6
IDT72V51236L7-5
IDT72V51246L6
IDT72V51246L7-5
IDT72V51256L6
IDT72V51256L7-5
Symbol
Parameter
Min.
Max.
Min.
Max.
Unit
NOTES:
1. Industrial temperature range product for the 7-5ns is available as a standard device. All other speed grades are available by special order.
2. Values guaranteed by design, not currently tested.
tPAELZ(2)
RCLK to
PAE Flag Bus to Low-Impedance
0.6
3.7
0.6
4
ns
tPAEHZ(2)
RCLK to
PAE Flag Bus to High-Impedance
0.6
3.7
0.6
4
ns
tPAFLZ(2)
WCLK to
PAF Flag Bus to Low-Impedance
0.6
3.7
0.6
4
ns
tPAFHZ(2)
WCLK to
PAF Flag Bus to High-Impedance
0.6
3.7
0.6
4
ns
tFFHZ(2)
WCLK to Full Flag to High-Impedance
0.6
3.7
0.6
4
ns
tFFLZ(2)
WCLK to Full Flag to Low-Impedance
0.6
3.7
0.6
4
ns
tOVLZ(2)
RCLK to Output Valid Flag to Low-Impedance
0.6
3.7
0.6
4
ns
tOVHZ(2)
RCLK to Output Valid Flag to High-Impedance
0.6
3.7
0.6
4
ns
tFSYNC
WCLK to
PAF Bus Sync to Output
0.6
3.7
0.6
4
ns
tFXO
WCLK to
PAF Bus Expansion to Output
0.6
3.7
0.6
4
ns
tESYNC
RCLK to
PAE Bus Sync to Output
0.6
3.7
0.6
4
ns
tEXO
RCLK to
PAE Bus Expansion to Output
0.6
3.7
0.6
4
ns
tPR
RCLK to Packet Ready Flag
0.6
3.7
0.6
4
ns
tSKEW1
SKEW
time between RCLK and WCLK for
FF and OV
4.5
5.75
ns
tSKEW2
SKEW
time between RCLK and WCLK for
PAF and PAE
6
7.5
ns
tSKEW3
SKEW
time between RCLK and WCLK for
PAF[0:7] and PAE[0:7]
6
7.5
ns
tSKEW4
SKEW
time between RCLK and WCLK for
PR and OV
6
7.5
ns
tSKEW5
SKEW
time between RCLK and WCLK for
OV when in Packet Mode
10
12
ns
tXIS
Expansion Input Setup
1.0
1.3
ns
tXIH
Expansion Input Hold
0.5
0.5
ns
相關(guān)PDF資料
PDF描述
IDT72V51246L7-5BB IC FLOW CTRL MULTI QUEUE 256-BGA
MIC5322-PNYMT TR IC REG LDO 3V/2.85V .15A 6MLF
IDT72V51446L7-5BB8 IC FLOW CTRL MULTI QUEUE 256-BGA
LFECP10E-3FN484I IC FPGA 10.2KLUTS 484FPBGA
LFECP10E-4FN484C IC FPGA 10.2KLUTS 484FPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72V51236L6BB8 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
IDT72V51236L7-5BB 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
IDT72V51236L7-5BB8 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
IDT72V51236L7-5BBI 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
IDT72V51243L6BB 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝