- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296205 > IDT29FCT520ATP (INTEGRATED DEVICE TECHNOLOGY INC) 8-BIT, DSP-PIPELINE REGISTER, PDIP24 PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT29FCT520ATP |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 數(shù)字信號(hào)處理外設(shè) |
| 英文描述： | 8-BIT, DSP-PIPELINE REGISTER, PDIP24 |
| 封裝： | PLASTIC, DIP-24 |
| 文件頁數(shù)： | 2/7頁 |
| 文件大小： | 92K |
| 代理商： | IDT29FCT520ATP |
2
EXTENDEDCOMMERCIALTEMPERATURERANGE
IDT29FCT520AT/BT/CT/DT
MULTILEVELPIPELINEREGISTER
PIN CONFIGURATION
PDIP/ SOIC/ SSOP/ QSOP
TOP VIEW
ABSOLUTE MAXIMUM RATINGS(1)
Symbol
Rating
Max.
Unit
VTERM(2)
Terminal Voltage with Respect to GND
–0.5 to +7
V
VTERM(3)
Terminal Voltage with Respect to GND
–0.5 to VCC+0.5
V
TSTG
Storage Temperature
–65 to +150
°C
IOUT
DC Output Current
–65 to +120
mA
8T-link
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or
any other conditions above those indicated in the operational sections
of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability.
No
terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and I/O terminals only.
CAPACITANCE (TA = +25OC, f = 1.0MHz)
Symbol
Parameter(1)
Conditions
Typ.
Max.
Unit
CIN
Input Capacitance
VIN = 0V
6
10
pF
COUT
Output Capacitance
VOUT = 0V
8
12
pF
8T-link
NOTE:
1. This parameter is measured at characterization but not tested.
5
6
7
8
9
10
11
12
GND
1
2
3
4
24
23
22
21
20
19
18
17
Vcc
16
15
14
13
P24-1
SO24-2
SO24-7
SO24-8
S 0
S 1
Y 0
Y 1
Y 2
Y 3
Y 4
Y 5
OE
I 0
I 1
D 0
D 1
D 2
D 3
D 4
D 5
D 6
D 7
CLK
Y 6
Y 7
PIN DESCRIPTION
Pin Names
Description
Dn
Register Input Port
CLK
Clock Input. Enter data into registers on LOW-to-HIGH
transitions.
I0, I1
Instruction Inputs. See Figure 1 and Instruction Control
tables.
S0, S1
Multiplexer Select. Inputs either register A1, A2, B1, or B2
data to be available at the Output Port.
OE
Output Enable for 3-State Output Port
Yn
Register Output Port
REGISTER SELECTION
S0
S1
Register
00
B2
01
B1
10
A2
11
A1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7010L25L48 | 1K X 9 MULTI-PORT SRAM, 25 ns, CQCC48 |
| IDT7025S55GG | 8K X 16 DUAL-PORT SRAM, 55 ns, CPGA84 |
| IDT707288L20PF8 | 64K X 16 DUAL-PORT SRAM, 20 ns, PQFP100 |
| IDT70V05S35 | 8K X 8 DUAL-PORT SRAM, 35 ns, CPGA68 |
| 70V05L35PF8 | 8K X 8 DUAL-PORT SRAM, 35 ns, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT29FCT520ATPY | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT29FCT520ATQ | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT29FCT520ATSO | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT29FCT520B | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:MULTILEVEL PIPELINE REGISTER |
| IDT29FCT520BD | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:MULTILEVEL PIPELINE REGISTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。