6
ICS950812
0542G—08/21/03
Pin #
-
Name
0
1
PWD
0
Bit 7
Spread Enabled
Spread Spectrum Control
Power down mode output level
0= CPU driven in power down
1= undriven
VCH/66.66 Select
Reflects value of pin
Reflects value of pin at power up.
Also can be set.
Frequency Selection
Frequency Selection
Frequency Selection
RW
OFF
ON
Bit 6
-
CPUCLKT(2:0)
RW
HIGH
LOW
0
Bit 5
Bit 4
35
53
3V66_1/VCH_CLK/FS4**
CPU_STOP#*
RW
R
66.66
Stop
48.00
Active
0
X
Bit 3
34
PCI_STOP#*
RW
Stop
Active
X
Bit 2
Bit 1
Bit 0
Note: For PCI_STOP# function, refer to table 3.
39
55
54
FS3
FS1
FS0
RW
R
R
-
-
-
-
-
-
X
X
X
Type
Bit Control
Control Function
Affected Pin
BYTE
0
Pin #
43
Name
MULTSEL*
0
-
1
-
PWD
x
Bit 7
Reflects value of pin
CPU_Stop mode output level
0= CPU driven when stopped
1 = undriven
Allow control of output with
assertion of CPU_STOP#.
Allow control of output with
assertion of CPU_STOP#.
Allow control of output with
assertion of CPU_STOP#.
Output control
Output control
Output control
R
Bit 6
-
CPUCLKT(2:0)
RW
HIGH
LOW
0
Bit 5
45, 44
CPUCLKT2, CPUCLKC2
(see note)
CPUCLKT1, CPUCLKC1
(see note)
CPUCLKT0, CPUCLKC0
(see note)
CPUCLKT2, CPUCLKC2
CPUCLKT1, CPUCLKC1
CPUCLKT0, CPUCLKC0
CPUCLK(2:0) can be turned on/off by CPU_STOP#. Refer to table 4.
RW
Not
Freerun
Not
Freerun
Not
Freerun
Disable
Disable
Disable
Freerun
0
Bit 4
49, 48
RW
Freerun
0
Bit 3
52, 51
RW
Freerun
0
Bit 2
Bit 1
Bit 0
Note:
45, 44
49, 48
52, 51
RW
RW
RW
Enable
Enable
Enable
1
1
1
Type
Bit Control
Control Function
Affected Pin
BYTE
1
Pin #
56
18
17
16
13
12
11
10
PCICLK(6:0) can be turned on/off by PCI_STOP#. Refer to table 3.
Name
REF
PCICLK6
PCICLK5
PCICLK4
0
1
PWD
0
1
1
1
1
1
1
1
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Note:
1X or 2X Strength control
Output control
Output control
Output control
Output control
Output control
Output control
Output control
RW
RW
RW
RW
RW
RW
RW
RW
1X
2X
Disable
Disable
Disable
Disable
Disable
Disable
Disable
Enable
Enable
Enable
Enable
Enable
Enable
Enable
**E_PCICLK3/PCICLK3
PCICLK2
**E_PCICLK1/PCICLK1
PCICLK0
BYTE
2
Control Function
Bit Control
Affected Pin
Type
Pin #
38
39
Name
0
1
PWD
1
1
Bit 7
Bit 6
48MHz_DOT
48MHz_USB/FS3**
Output control
Output control
Allow control of output with
assertion of PCI_STOP#.
Allow control of output with
assertion of PCI_STOP#.
Allow control of output with
assertion of PCI_STOP#.
Output control
Output control
Output control
RW
RW
Disable
Disable
Enable
Enable
Not
Freerun
Not
Freerun
Not
Freerun
Enable
Enable
Enable
Bit 5
7
PCICLK_F2 (see note)
RW
Freerun
0
Bit 4
6
PCICLK_F1 (see note)
RW
Freerun
0
Bit 3
5
PCICLK_F0 (see note)
RW
Freerun
0
Bit 2
Bit 1
Bit 0
Note: PCICLK_F(2:0) can be turned on/off by PCI_STOP#. Refer to table 5.
7
6
5
PCICLK_F2
PCICLK_F1
PCICLK_F0
RW
RW
RW
Disable
Disable
Disable
1
1
1
BYTE
3
Control Function
Affected Pin
Bit Control
Type