- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360786 > ICS950812YFLFT LED STANDARD GREEN 3MM T-1 PDF資料下載
參數(shù)資料
| 型號： | ICS950812YFLFT |
| 英文描述： | LED STANDARD GREEN 3MM T-1 |
| 中文描述： | 頻率發(fā)生器200MHz的CPU的時鐘差分 |
| 文件頁數(shù)： | 26/29頁 |
| 文件大?。?/td> | 225K |
| 代理商： | ICS950812YFLFT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁
26
ICS950812
0542G—08/21/03
PD# Functionality
#
D
P
T
K
L
C
U
P
C
C
K
L
C
U
P
C
6
6
V
3
T
U
O
_
z
H
M
6
6
F
_
K
K
L
L
C
C
I
I
C
P
P
C
K
L
C
I
C
P
T
O
z
D
H
/
B
M
8
S
4
U
1
l
m
r
N
l
m
r
N
z
H
M
6
6
N
I
z
H
M
6
6
2
N
I
z
H
M
6
6
2
N
I
z
H
M
6
6
z
H
M
8
4
0
t
M
*
f
t
o
w
o
L
w
o
L
w
o
L
w
o
L
w
o
L
CPU_STOP# - De-assertion (transition from logic "0" to logic "1")
De-assertion of CPU_STOP# Waveforms
All CPU outputs that were stopped are to resume normal operation in a glitch free manner. The maximum latency from the
de-assertion to active outputs is to be defined to be between 2 - 6 CPU clock periods (2 clocks are shown). If the I2C
Bit 6 of Byte 1 is programmed to "1" then the stopped CPU outputs will be driven High within 10 nS of CPU_Stop# de-
assertion.
When PWRDWN# is sampled low by two consecutive rising edges of CPU clock, then all clock outputs except CPU clocks
must be held low on their next high to low transitions. When the I2C Bit 6 of Byte 0 is programmed to '0' CPU clocks must
be held with the CPU clock pin driven high with a value of 2 x Iref, and CPU# undriven. If Bit 6 of Byte 0 is '1' then both
CPU and CPU# are undriven. Note the example below shows CPU = 133 MHz and Bit 6 of Byte 0 = '0', this diagram and
description is applicable for all valid CPU frequencies 66, 100, 133, 200 MHz.
Due to the state if the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than
one clock cycle to complete.
PD# - Assertion (transition from logic "1" to logic "0")
Power Down Assertion of Waveforms
0ns
PD#
CPUCLKT 100MHz
CPUCLKC 100MHz
3V66MHz
66MHz_IN
66MHz_OUT
PCICLK 33MHz
USB 48MHz
REF 14.318MHz
25ns
50ns
CPU_STOP#
CPUCLKT(2:0)
*CPUCLKT(2:0)TS
CPUCLKC(2:0)
Tdrive_CPU_STOP# <10ns @ 200mV
*Signal TS is CPUCLKT in Tri-State mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS950813 | Frequency Generator with 200MHz Differential CPU Clocks |
| ICS950813YFT | Frequency Generator with 200MHz Differential CPU Clocks |
| ICS950813YGT | Frequency Generator with 200MHz Differential CPU Clocks |
| ICS950818 | Frequency Generator with 200MHz Differential CPU Clocks |
| ICS950901 | Programmable Timing Control Hub for P4 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS950812YGLFT | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator with 200MHz Differential CPU Clocks |
| ICS950813 | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator with 200MHz Differential CPU Clocks |
| ICS950813YFT | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator with 200MHz Differential CPU Clocks |
| ICS950813YGT | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator with 200MHz Differential CPU Clocks |
| ICS950818 | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator with 200MHz Differential CPU Clocks |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。