參數(shù)資料
型號(hào): ICS9248YF-135-T
元件分類: XO, clock
英文描述: 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
封裝: 0.300 INCH, SSOP-48
文件頁(yè)數(shù): 15/15頁(yè)
文件大?。?/td> 191K
代理商: ICS9248YF-135-T
9
ICS9248-135
Third party brands and names are the property of their respective owners.
PCI_STOP# Timing Diagram
PCI_STOP# is an asynchronous input to the ICS9248-135. It is used to turn off the PCICLK clocks for low power operation.
PCI_STOP# is synchronized by the ICS9248-135 internally. The minimum that the PCICLK clocks are enabled (PCI_STOP#
high pulse) is at least 10 PCICLK clocks. PCICLK clocks are stopped in a low state and started with a full high pulse width
guaranteed. PCICLK clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248-135 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized
inside the ICS9248-135.
3. All other clocks continue to run undisturbed.
4. CPU_STOP# is shown in a high (true) state.
相關(guān)PDF資料
PDF描述
ICS9248YF-80 133.34 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
ICS9248YF-99 150.29 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ID09S33E4GV00 9 CONTACT(S), FEMALE, D SUBMINIATURE CONNECTOR, SOLDER
ID09S33E4GI00LF 9 CONTACT(S), FEMALE, D SUBMINIATURE CONNECTOR, SOLDER
ID09S33E4GI00 9 CONTACT(S), FEMALE, D SUBMINIATURE CONNECTOR, SOLDER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS9248YF-138 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for Celeron & PII/III⑩
ICS9248YF-141-T 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K7⑩ System Clock Chip
ICS9248YF-146-T 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for Celeron & PII/III⑩
ICS9248YF-157-T 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for Pentium II Systems
ICS9248YF-163-T 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K7⑩ System Clock Chip