- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄353573 > ICS5342 16-Bit Integrated Clock-LUT-DAC PDF資料下載
參數(shù)資料
| 型號： | ICS5342 |
| 英文描述： | 16-Bit Integrated Clock-LUT-DAC |
| 中文描述： | 16位集成的時鐘- LUT的發(fā)展援助委員會 |
| 文件頁數(shù)： | 5/36頁 |
| 文件大?。?/td> | 1017K |
| 代理商： | ICS5342 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
ICS5342
GENDAC
13
consecutively. Once the flag is set, the following Read or
Write to the pixel mask register is directed to the command
register. The flag is reset for read or write to any register other
than the Pixel Mask register. The sequence has to be repeated
for any subsequent access to the command register.
The PLL Parameter Register
The CLK0 and CLK1 of the ICS5342 can be programmed for
different frequencies by writing different values to the PLL
parameter register bank. There are eight registers in the pa-
rameter register; seven are two bytes long and one (0E) is one
byte long.
Writing to the PLL parameter register
To write the PLL parameter data, the corresponding address
location is first written to the PLL address register. For soft-
ware compatibility with other chips, two address registers are
defined: the write mode PLL address register and the read
mode PLL address register. These are actually a single Read/
Write register in the ICS5342. The next PLL parameter write
will be directed to the first byte of the address location speci-
fied by the PLL address register. The next write to the param-
eter register will automatically be to the second byte of this
register. At the end of the second write the address is automat-
ically incremented. For the one byte “0E” register the address
location is incremented after the first byte write. If this fre-
quency is selected while programming, the output frequency
will change at the end of the second write.
Reading the PLL parameter register
To read one of the registers of the PLL parameter register the
address value corresponding to the location is first written to
the PLL address register. The next PLL parameter read will be
directed to the first byte of the address location pointed by this
index register. A next read of the parameter register will auto-
matically be the second byte of this register. At the end of the
second read, the address location is automatically increment-
ed. The address register (0E) is incremented after the first byte
read.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IC42S81600 | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600-6T | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600-6T(G) | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600-6TG | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600-6TI | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS5342-1 | 制造商:ICS 制造商全稱:ICS 功能描述:Analog IC |
| ICS5342-2 | 制造商:ICS 制造商全稱:ICS 功能描述:Analog IC |
| ICS5342-3 | 制造商:ICS 制造商全稱:ICS 功能描述:Analog IC |
| ICS5342ADD | 制造商:ICS 制造商全稱:ICS 功能描述:Addendum to ICS5342 Data Sheet |
| ICS5342V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。