- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67684 > IBM25PPC750L-DB0A350W 32-BIT, 350 MHz, RISC PROCESSOR, CBGA360 PDF資料下載
參數(shù)資料
| 型號： | IBM25PPC750L-DB0A350W |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 350 MHz, RISC PROCESSOR, CBGA360 |
| 封裝： | 25 X 25 MM, 1.27 MM PITCH, CERAMIC, BGA-360 |
| 文件頁數(shù)： | 2/46頁 |
| 文件大?。?/td> | 610K |
| 代理商： | IBM25PPC750L-DB0A350W |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
Page 6
Version 2.0
Datasheet
9/30/99
PowerPC 750 SCM RISC Microprocessor
PID8p-750
Preliminary Copy
Electrical and Thermal Characteristics
This section provides both AC and DC electrical specifications and thermal characteristics for the PID8p-750.
DC Electrical Characteristics
The tables in this section describe the PID8p-750’s DC electrical characteristics. The following table provides
the absolute maximum ratings.
The following table provides the recommended operating conditions for the PID8p-750.
Absolute Maximum Ratings
Characteristic
Symbol
Value
Unit
Core supply voltage
V
DD
-0.3 to 2.5
V
PLL supply voltage
AV
DD
-0.3 to 2.5
V
L2 DLL supply voltage
L2AV
DD
-0.3 to 2.5
V
60x bus supply voltage (maximum)
OV
DD(3.3V)
-0.3 to 3.6
V
OV
DD(2.5V)
-0.3 to 2.8
OV
DD(1.8V)
-0.3 to 2.1
L2 bus supply voltage (maximum)
L2OV
DD
-0.3 to 3.6
V
Input voltage (maximum)
V
IN(3.3V)
-0.3 to 3.6
V
IN(2.5V)
-0.3 to 2.8
V
IN(1.8V)
-0.3 to 2.1
Storage temperature range
T
STG
-55 to 150
°C
Note:
1. Functional and tested operating conditions are given in Table ”Recommended Operating Conditions1,2,3,” below. Absolute maximum ratings are
stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause per-
manent damage to the device.
2. Caution: VIN must not exceed OVDD by more than 0.3V at any time, including during power-on reset.
3. Caution: OVDD/ L2OVDD must not exceed VDD/AVDD by more than 2.0V during normal operation. On power up and power down, OVDD/ L2OVDD must not
exceed VDD/AVDD by more than 3.3V and for no more than 20ms.
4. Caution: VDD/AVDD must not exceed OVDD/ L2OVDD by more than 0.4V during normal operation. On power up and power down, VDD/AVDD must not
exceed OVDD/ L2OVDD by more than 1.0V and for no more than 20ms.
Recommended Operating Conditions1,2,3
Characteristic
Symbol
Value
Unit
Core supply voltage
V
DD
2.0 to 2.1
V
PLL supply voltage
AV
DD
2.0 to 2.1
V
L2 DLL supply voltage
L2AV
DD
2.0 to 2.1
V
60x bus supply voltage, pin W1 tied high
OV
DD(3.3V)
3.135 to 3.465
V
60x bus supply voltage, pin W1 tied to HRESET
OV
DD(2.5V)
2.375 to 2.625
V
60x bus supply voltage, pin W1 tied to GND
OV
DD(1.8V)
1.71 to 1.89
V
L2 bus supply voltage, pin A19 tied high
L2OV
DD(3.3V)
3.135 to 3.465
V
Note:
1. These are recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.
2. For dd3.x, If W1 is left unconnected, the 60X bus will default to OVDD = 3.3V. For dd2x, W1=Don’t care
3. For dd3.x, If A19 is left unconnected, the L2 bus will default to L2OVDD = 3.3V. For dd2x, W1=Don’t care
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25PPC970FX6UB267ET | 64-BIT, 1800 MHz, RISC PROCESSOR, CBGA576 |
| IBM25PPC970MP7TR21AFT | 64-BIT, 1600 MHz, RISC PROCESSOR, CBGA575 |
| IBM26BL486DX2-V66QP | 32-BIT, 66 MHz, MICROPROCESSOR, PQFP208 |
| IBM26BL486DX2-V80QP | 32-BIT, 80 MHz, MICROPROCESSOR, PQFP208 |
| IBM26BL486DX2-V50GP | 32-BIT, 50 MHz, MICROPROCESSOR, CPGA168 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25PPC750L-DB0A366W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25PPC750L-DB0A375W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25PPC750L-DB0A400W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25PPC750L-DB0B300W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25PPC750L-DB0B333W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。