- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67682 > IBM25EMPPC740EBUF2000 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255 PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM25EMPPC740EBUF2000 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255 |
| 封裝： | 21 X 21 MM, 1.27 MM PITCH, CERAMIC, BGA-255 |
| 文件頁數(shù)： | 6/43頁 |
| 文件大?。?/td> | 431K |
| 代理商： | IBM25EMPPC740EBUF2000 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
Preliminary and subject to change without notice
PPC740 and PPC750 Hardware Specifications
14 of 43
3.1.2.4 L2 Clock AC Specications
Table 10 provides the L2CLK output AC timing specications for the PPC740 and
PPC750 as dened in Figure 6 .
Notes:
1. L2CLK outputs are L2CLKOUTA, L2CLKOUTB and L2SYNC_OUT pins. The internal design supports
higher L2CLK frequencies; however, the L2 I/O drivers have been designed to support a 133 MHz L2
bus loaded with 4 off-the-shelf pipelined synchronous burst SRAMs. Running the L2 bus beyond 133
MHz would require tightly coupled customized SRAMs or a multi-chip module (MCM) implementation.
The L2CLK frequency to core frequency settings must be chosen such that the resulting L2CLK fre-
quency and core frequency do not exceed their respective maximum or minimum operating frequen-
cies. L2CLKOUTA and L2CLKOUTB must have equal loading.
2. The nominal duty cycle of the L2CLK is 50% measured at midpoint voltage.
3. The total input jitter (short term and long term combined) must be under
± 150 ps.
4. The DLL re-lock time is specied in terms of L2CLKs. The number in the table must be multiplied by
the period of L2CLK to compute the actual time duration in nanoseconds. Re-lock timing is guaran-
teed by design and characterization, and is not tested.
5. The L2CR [L2SL] bit should be set for L2CLK frequencies less than 110 MHz.
6. Guaranteed by design and characterization, and not tested.
The L2CLK_OUT timing diagram is shown in Figure 6 .
Table 10. L2CLK Output AC Timing Specications
Operating conditions are specied in Section Table 2., "Recommended Operating Conditions"
Num
Characteristic
Min
Max
Unit
Notes
L2CLK frequency
80
133
MHz
1,5
22
L2CLK cycle time
7.5
12.5
ns
23
L2CLK duty cycle
50
%
2
L2CLK jitter
±150
ps
3,6
Internal DLL-relock time
640
—
L2CLK
4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25EMPPC750EBUB2660 | 32-BIT, 266 MHz, RISC PROCESSOR, CBGA360 |
| IBM25NPE405H-3BA266CZ | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA580 |
| IBM25NPE405H-3DA200CZ | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA580 |
| IBM25NPE405L-3DA200CZ | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA324 |
| IBM25NPE405L-3FA200CZ | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA324 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25EMPPC740LEBA300 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBA333 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBA366 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBA400 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBA466 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。