參數(shù)資料
型號: IBM25403GCX-3JC76C2
元件分類: 微控制器/微處理器
英文描述: RISC PROCESSOR, PQFP16
封裝: PLASTIC, QFP-160
文件頁數(shù): 27/54頁
文件大小: 541K
代理商: IBM25403GCX-3JC76C2
IBM PowerPC 403GCX
33
Reset and HoldAck
The following table summarizes the states of signals on output pins when Reset or HoldAck is active.
Note:
1. Signal may be active while HoldAck is asserted, depending on the operation being performed by the 403GCX.
2. Signal may be placed in high impedance, depending on DRAM 3-state control setting in IOCR.
Bus Waveforms
The waveforms in this section represent external bus operations, including SRAM and DRAM accesses,
DMA transfers, and external master operations.
Write Byte Enable Encoding
The 403GCX provides four write byte enable signals (WBE0:3) to support 8-, 16-, and 32-bit devices, as
shown in Table 20. For an eight-bit memory region, WBE2:3 are encoded as A30:31 and WBE0 is the
byte-enable line. For a 16-bit region, WBE0 is the high-byte enable, WBE1 is the low-byte enable and
WBE2:3 are encoded as A30:31. For a 32-bit region, address bits 6:29 select the word address and
WBE0:3 select data bytes 0:3, respectively.
Table 19. Signal States During Reset or Hold Acknowledge
Signal Names
State When Reset Active
State When HoldAck Active
A6:29
AMuxCAS
BusReq
CAS0:3
Floating
Inactive (low)
Inactive (high)
Floating (set to input mode)
Operable (see note 1)
Operable (see notes 1 and 2)
CS0:3
CS4:7/RAS3:0
D0:31
DMAA0:3
Floating
Inactive (high)
Floating
CS oating, RAS operable (notes 1 and 2)
Floating (external master drives bus)
Inactive (high)
XAck
DRAMOE
DRAMWE
Inactive (high)
Operable (see note 1)
Operable (see notes 1 and 2)
Error
HoldAck
OE
Reset
Inactive (low)
Floating
Floating unless initiating system reset
Operable (see note 1)
Active
Floating (input for XSize1)
Floating unless initiating system reset
R/W
TC0:2
TC3
TDO
Floating
Floating (set to input)
Floating
Floating (set to input)
Inactive (high)
Floating (input for XSize0)
Operable (see note 1)
TS0:2
TS3:6[DP3:0]
WBE0:3[BE0:3]
XmitD
Inactive (low)
Floating
Inactive (high)
Operable (see note 1)
Operable (see note 1)[oating when
parity mode is enabled]
Operable (inputs for A4:5, A30:31)
Operable (see note 1)
相關(guān)PDF資料
PDF描述
IBM25405GP-3BA200C2 RISC PROCESSOR, PBGA456
IBM25EMPPC603EFG-100 32-BIT, 100 MHz, RISC PROCESSOR, PQFP240
IBM25EMPPC603EBG-100 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255
IBM25EMPPC740LDBC4000 32-BIT, 400 MHz, RISC PROCESSOR, CBGA255
IBM25EMPPC750LCBF3330 32-BIT, 333 MHz, RISC PROCESSOR, CBGA360
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM25403GCX-JA50C2 制造商:IBM 功能描述:403GCX-JA50C
IBM25403GCX-JA60C2 制造商:IBM 功能描述:403GCX-JA60C2
IBM25C710AB3A100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference
IBM25CPC700BB3B66 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral (Multifunction) Controller
IBM25CPC700BB3B83 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral (Multifunction) Controller