參數(shù)資料
型號(hào): HYS72T64300EP-3S-B2
廠(chǎng)商: QIMONDA AG
元件分類(lèi): DRAM
英文描述: 64M X 72 DDR DRAM MODULE, DMA240
封裝: GREEN, RDIMM-240
文件頁(yè)數(shù): 19/44頁(yè)
文件大?。?/td> 1430K
代理商: HYS72T64300EP-3S-B2
HYS72T[64/128]3x0EP–[25F/3S]–B2
VLP Registered DDR2 SDRAM Modules
Internet Data Sheet
Rev. 1.10, 2008-03
26
07302007-3B5G-IYPX
TABLE 17
Definitions for
I
DD
Self-Refresh Current
CKE
≤ 0.2 V; external clock off, CK and CK at 0 V; Other control and address inputs are FLOATING, Data
bus inputs are FLOATING.
I
DD6 current values are guaranteed up to TCASE of 85 °C max.
I
DD6
All Bank Interleave Read Current
All banks are being interleaved at minimum
t
RC without violating tRRD using a burst length of 4. Control
and address bus inputs are STABLE during DESELECTS.
I
out = 0 mA.
I
DD7
1)
V
DDQ = 1.8 V ± 0.1 V; VDD = 1.8 V ± 0.1 V
2)
I
DD specifications are tested after the device is properly initialized and IDD parameter are specified with ODT disabled.
3) Definitions for
I
DD see Table 17
4) For two rank modules: All active current measurements in the same
I
DD current mode. The other rank is in IDD2P Precharge Power-Down
Mode.
5) For details and notes see the relevant Qimonda component data sheet.
6)
I
DD1, IDD4R and IDD7 current measurements are defined with the outputs disabled (IOUT = 0 mA). To achieve this on module level the output
buffers can be disabled using an EMRS(1) (Extended Mode Register Command) by setting A12 bit to HIGH.
Parameter
Description
LOW
V
IN VIL(ac).MAX, HIGH is defined as VIN VIH(ac).MIN
STABLE
Inputs are stable at a HIGH or LOW level.
FLOATING
Inputs are
V
REF = VDDQ /2
SWITCHING
Inputs are changing between HIGH and LOW every other clock (once per 2 cycles) for address and control
signals, and inputs changing between HIGH and LOW every other data transfer (once per cycle) for DQ
signals not including mask or strobes.
Parameter
Symbol Note1)2)
3)4)5)
相關(guān)PDF資料
PDF描述
HYS72T64400EFD-3S-B2 64M X 72 DDR DRAM MODULE, DMA240
HZ24H2 24.15 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35
HZ5HC2 5.1 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35
HZ7HB3 7.15 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35
HZ7HC1 7.4 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYS72T64300HP-3.7-A 制造商:QIMONDA 制造商全稱(chēng):QIMONDA 功能描述:240-Pin Registered DDR2 SDRAM Modules
HYS72T64300HP-3S-A 制造商:QIMONDA 制造商全稱(chēng):QIMONDA 功能描述:240-Pin Registered DDR2 SDRAM Modules
HYS72T64301HP 制造商:QIMONDA 制造商全稱(chēng):QIMONDA 功能描述:240-Pin Registered DDR2 SDRAM Modules
HYS72T64301HP-3.7-A 制造商:QIMONDA 制造商全稱(chēng):QIMONDA 功能描述:240-Pin Registered DDR2 SDRAM Modules
HYS72T64301HP-3S-A 制造商:QIMONDA 制造商全稱(chēng):QIMONDA 功能描述:240-Pin Registered DDR2 SDRAM Modules