參數(shù)資料
型號(hào)： HY5DU28422BLT-X
廠商： Hynix Semiconductor Inc.
英文描述： 128M-S DDR SDRAM
中文描述： 128M的，擰DDR SDRAM內(nèi)存
文件頁數(shù)： 8/33頁
文件大?。?/td> 343K
代理商： HY5DU28422BLT-X
HY5DU28422B(L)T
HY5DU28822B(L)T
Rev. 0.3/May. 02
8
SIMPLIFIED COMMAND TRUTH TABLE
Command
CKEn-1
CKEn
CS
RAS
CAS
WE
ADDR
A10/
AP
BA
Note
Extended Mode Register Set
H
X
L
L
L
L
OP code
1,2
Mode Register Set
H
X
L
L
L
L
OP code
1,2
Device Deselect
H
X
H
X
X
X
X
1
No Operation
L
H
H
H
Bank Active
H
X
L
L
H
H
RA
V
1
Read
H
X
L
H
L
H
CA
L
V
1
Read with Autoprecharge
H
1,3
Write
H
X
L
H
L
L
CA
L
V
1
Write with Autoprecharge
H
1,4
Precharge All Banks
H
X
L
L
H
L
X
H
X
1,5
Precharge selected Bank
L
V
1
Read Burst Stop
H
X
L
H
H
L
X
1
Auto Refresh
H
H
L
L
L
H
X
1
Self Refresh
Entry
H
L
L
L
L
H
X
1
Exit
L
H
H
X
X
X
1
L
H
H
H
Precharge Power
Down Mode
Entry
H
L
H
X
X
X
X
1
L
H
H
H
1
Exit
L
H
H
X
X
X
1
L
H
H
H
1
Active Power
Down Mode
Entry
H
L
H
X
X
X
X
1
L
V
V
V
1
Exit
L
H
X
1
Note :
1. LDM/UDM states are Don’t Care. Refer to below Write Mask Truth Table.
2. OP Code(Operand Code) consists of A0~A11 and BA0~BA1 used for Mode Register setting duing Extended MRS or MRS.
Before entering Mode Register Set mode, all banks must be in a precharge state and MRS command can be issued after tRP
period from Prechagre command.
3. If a Read with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented
to activated bank until CK(n+BL/2+tRP).
4. If a Write with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented
to activated bank until CK(n+BL/2+1+tDPL+tRP). Last Data-In to Prechage delay(tDPL) which is also called Write Recovery Time
(tWR) is needed to guarantee that the last data has been completely written.
5. If A10/AP is High when Precharge command being issued, BA0/BA1 are ignored and all banks are selected to be
precharged.
( H=Logic High Level, L=Logic Low Level, X=Don’t Care, V=Valid Data Input, OP Code=Operand Code, NOP=No Operation )
相關(guān)PDF資料
PDF描述
HY5DU28422BT-X 128M-S DDR SDRAM
HY5DU28822BLT-X 128M-S DDR SDRAM
HY5DU28822BT-X 128M-S DDR SDRAM
HY5DU561622DLTP 256M DDR SDRAM (268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM)
HY5DU561622DLTP-H 256M DDR SDRAM (268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HY5DU28422BT 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:128M-S DDR SDRAM
HY5DU28422BT-H 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|DDR|4X8MX4|CMOS|TSSOP|66PIN|PLASTIC
HY5DU28422BT-J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|DDR|4X8MX4|CMOS|TSSOP|66PIN|PLASTIC
HY5DU28422BT-K 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|DDR|4X8MX4|CMOS|TSSOP|66PIN|PLASTIC
HY5DU28422BT-L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|DDR|4X8MX4|CMOS|TSSOP|66PIN|PLASTIC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*