參數(shù)資料
型號： HW-V5GBE-DK-UNI-G-PROMO1
廠商： Xilinx Inc
文件頁數(shù)： 43/91頁
文件大?。?/td> 0K
描述： KIT DEV V5 LXT GIGABIT ETHERNET
產(chǎn)品變化通告： Product Notice_Dev Systems Product
標準包裝： 1
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
48
DSP48E Switching Characteristics
Reset Delays
TRCO_FLAGS
Reset RST to FIFO Flags/Pointers(11)
1.10
1.26
1.48
ns, Max
Maximum Frequency
FMAX
Block RAM in all modes
550
500
450
MHz
FMAX_CASCADE
Block RAM in cascade configuration
500
450
400
MHz
FMAX_FIFO
FIFO in all modes
550
500
450
MHz
FMAX_ECC
Block RAM and FIFO in ECC configuration
415
375
325
MHz
Notes:
1.
TRACE will report all of these parameters as TRCKO_DO.
2.
TRCKO_DOR includes TRCKO_DOW, TRCKO_DOPR, and TRCKO_DOPW as well as the B port equivalent timing parameters.
3.
These parameters also apply to synchronous FIFO with DO_REG = 0.
4.
TRCKO_DO includes TRCKO_DOP as well as the B port equivalent timing parameters.
5.
These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO_REG = 1.
6.
TRCKO_FLAGS includes the following parameters: TRCKO_AEMPTY, TRCKO_AFULL, TRCKO_EMPTY, TRCKO_FULL, TRCKO_RDERR, TRCKO_WRERR.
7.
TRCKO_POINTERS includes both TRCKO_RDCOUNT and TRCKO_WRCOUNT.
8.
The ADDR setup and hold must be met when EN is asserted even though WE is deasserted. Otherwise, block RAM data corruption is possible.
9.
TRCKO_DI includes both A and B inputs as well as the parity inputs of A and B.
10. These parameters also apply to RDEN.
11. TRCO_FLAGS includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
Table 69: DSP48E Switching Characteristics
Symbol
Description
Speed
Units
-3
-2
-1
Setup and Hold Times of Data/Control Pins to the Input Register Clock
TDSPDCK_{AA, BB, ACINA, BCINB}/
TDSPCKD_{AA, BB, ACINA, BCINB}
{A, B, ACIN, BCIN} input to {A, B}
register CLK
0.17
0.21
0.23
0.26
0.30
ns
TDSPDCK_CC/TDSPCKD_CC
C input to C register CLK
0.14
0.26
0.16
0.31
0.20
0.37
ns
Setup and Hold Times of Data Pins to the Pipeline Register Clock
TDSPDCK_{AM, BM, ACINM, BCINM}/
TDSPCKD_{AM, BM, ACINM, BCINM}
{A, B, ACIN, BCIN} input to M register
CLK
1.30
0.19
1.44
0.19
1.71
0.19
ns
Setup and Hold Times of Data/Control Pins to the Output Register Clock
TDSPDCK_{AP, BP, ACINP, BCINP}_M/
TDSPCKD_{AP, BP, ACINP, BCINP}_M
{A, B, ACIN, BCIN} input to P register
CLK using multiplier
2.39
–0.30
2.74
–0.30
3.25
–0.30
ns
TDSPDCK_{AP, BP, ACINP, BCINP}_NM/
TDSPCKD_{AP, BP, ACINP, BCINP}_NM
{A, B, ACIN, BCIN} input to P register
CLK not using multiplier
1.35
–0.10
1.54
–0.10
1.83
–0.10
ns
TDSPDCK_CP/TDSPCKD_CP
C input to P register CLK
1.30
–0.13
1.42
–0.13
1.70
–0.13
ns
TDSPDCK_{PCINP, CRYCINP, MULTSIGNINP}/
TDSPCKD_{PCINP, CRYCINP, MULTSIGNINP}
{PCIN, CARRYCASCIN, MULTSIGNIN}
input to P register CLK
1.06
0.11
1.17
0.11
1.31
0.11
ns
Setup and Hold Times of the CE Pins
TDSPCCK_{CEA1A, CEA2A, CEB1B, CEB2B}/
TDSPCKC_{CEA1A, CEA2A, CEB1A, CEB2B}
{CEA1, CEA2A, CEB1B, CEB2B} input
to {A, B} register CLK
0.24
0.21
0.28
0.25
0.33
0.31
ns
TDSPCCK_CECC/TDSPCKC_CECC
CEC input to C register CLK
0.19
0.17
0.21
0.26
0.28
ns
Table 68: Block RAM and FIFO Switching Characteristics (Cont’d)
Symbol
Description
Speed Grade
Units
-3
-2
-1
相關PDF資料
PDF描述
RSM10DRSI-S288 CONN EDGECARD 20POS DIP .156 SLD
MAX6440UTNTYD7+T IC BATTERY MON SNGL SOT23-6
VI-B02-EY-F4 CONVERTER MOD DC/DC 15V 50W
MAX6441KABGYD7+T IC BATTERY MON DUAL SOT23-8
HW-SPAR3ADDR2-DK-UNI-G-PROMO1 KIT DEV SPARTAN 3A DDR2 SDRAM
相關代理商/技術參數(shù)
參數(shù)描述
HW-V5GBE-DK-UNI-G-PROMO2 功能描述:KIT DEV V5 LXT GIGABIT ETHERNET RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:Virtex® 標準包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
HW-V5-ML501-UNI-G 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:Virtex®-5 LX 標準包裝:1 系列:PICDEM™ 類型:MCU 適用于相關產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
HW-V5-ML501-UNI-G-J 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:Virtex®-5 LX 標準包裝:1 系列:PICDEM™ 類型:MCU 適用于相關產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
HW-V5-ML505-UNI-G 制造商:Xilinx 功能描述:HARDWARE, VIRTEX-5 ML505 EVALUATION PLATFORM, UNIVERSAL - Bulk 制造商:Xilinx 功能描述:XLXHW-V5-ML505-UNI-G EVALUATION KIT 制造商:Xilinx 功能描述:KIT EVAL PLATFORM VIRTEX-5 LXT ML505
HW-V5-ML505-UNI-G-J 功能描述:VIRTEX-5 LXT ML505 EVAL PLATFORM RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:Virtex®-5 LXT 標準包裝:1 系列:PICDEM™ 類型:MCU 適用于相關產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*