- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371807 > HFA3824A (Intersil Corporation) Direct Sequence Spread Spectrum Baseband Processor PDF資料下載
參數(shù)資料
| 型號： | HFA3824A |
| 廠商： | Intersil Corporation |
| 元件分類： | 基帶處理器 |
| 英文描述： | Direct Sequence Spread Spectrum Baseband Processor |
| 中文描述： | 直接序列擴頻基帶處理器 |
| 文件頁數(shù)： | 13/40頁 |
| 文件大?。?/td> | 271K |
| 代理商： | HFA3824A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
2-111
Definitions
Normal -
Device in the full protocol mode (Mode 3).
TXCLK -
Transmit clock (PN rate).
Initial Detect -
Indicates that Signal Quality 1 and 2 (SQ1
and SQ2) exceed their programmed thresholds. Signal qual-
ities are a function of phase error and correlator magnitude
outputs.
ED -
energy detect indicates that the RSSI value exceeds its
programmed threshold.
CRS -
indicates that a signal has been acquired (PN
acquisition).
Mag -
Magnitude output from the correlator.
DCLK -
Data symbol clock.
FrqReg -
Contents of the NCO frequency register.
Phase -
phase of signal after carrier loop correction.
NCO PhaseAccumReg -
Contents
accumulation register.
LoadSQ -
Strobe that samples and updates Signal Quality,
SQ1 and SQ2 values.
SQ2 -
Signal Quality measure #2. Signal phase variance
after removal of data, 8 MSBs of most recent 16-bit stored
value.
of
the
NCO
phase
RXCLK -
Receive clock (RX sample clock). Nominally 22MHz.
BitSyncAccum -
Real
time
synchronization accumulator contents, mantissa only.
SQ1 -
Signal Quality measure #1. Contents of the bit sync
accumulator 8 MSBs of most recent 16-bit stored value.
A/D_Cal_ck -
Clock for applying A/D calibration corrections.
ADCal -
5-bit value that drives the D/A adjusting the A/D
reference.
monitor
of
the
bit
External AGC Control
The ADC cal output (pin 26) is a binary signal that fluctuates
between logic levels as the signals in the I and Q channels
are either at full scale or not. If the input level is too high, this
output will have a higher duty cycle, and visa versa. Thus,
this signal could be integrated with an R-C filter to develop
an AGC control voltage. The AGC feedback should be
designed to drive it to 50% duty cycle. In the case that an
external AGC is in use then the ADC calibration circuit must
not be programmed for automatic level adjustment.
Power Down Modes
The power consumption modes of the HFA3824A are
controlled by the following control signals.
Receiver Power Enable (RX_PE, pin 33), which disables the
receiver when inactive.
Transmitter Power Enable (TX_PE, pin 2), which disables the
transmitter when inactive.
Reset (RESET, pin 28), which puts the receiver in a sleep
mode when it is asserted at least 2 MCLKs after RX_PE is
set at its inactive state. The power down mode where, both
RESET and RX_PE are used is the lowest possible power
consumption mode for the receiver. Exiting this mode
requires a maximum of 10
μ
s before the device is back at its
operational mode.
The contents of the Configuration Registers is not effected
by any of the power down modes. No reconfiguration is
required when returning to operational modes.
Table 6 describes the power down modes available for the
HFA3824A (V
CC
= 3.5V). The table values assume that all
other inputs to the part (MCLK, SCLK, etc.) continue to run
except as noted and the RSSI Converter is disabled.
7
Bit Sync Test
Mode 2
LoadSQ
SQ (14:7) Bit Sync Ref-
Data
8
A/D Cal Test
Mode
A/D
CAL_CK
CRS, ED, “0”, ADCal
(4:0)
9
Reserved
10
(0Ah)
Reserved
11
Reserved
12
Reserved
13
Reserved
14
Correlator Test
Mode 2
RXCLK
MAG (7:0)
15
Reserved
TABLE 5. TEST MODES (CONTINUED)
MODE
DESCRIPTION
TEST_CLK
TEST (7:0)
TABLE 6. POWER DOWN MODES
RX_PE
TX_PE
RESET
22MHz
44MHz
DEVICE STATE
Inactive
Inactive
Active
22mA
44mA
Both transmit and receive functions disabled. Device in sleep mode.
Control Interface is still active. Register values are maintained. Device
will return to its active state within 10
μ
s.
Inactive
Inactive
Inactive
30mA
48mA
Both transmit and receive operations disabled. Device will become in its
active state within 1
μ
s.
Inactive
Active
Inactive
32mA
50mA
Receiver operations disabled. Receiver will return in its active state with-
in 1
μ
s.
Active
Inactive
Inactive
32mA
50mA
Transmitter operations disabled. Transmitter will return to its active state
within 2 MCLKs.
I
CC
Standby
300
μ
A
All inputs at V
CC
or GND.
HFA3824A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HFA3842B | PCMCIA/USB Wireless LAN Medium Access Controller |
| HFA3842BIN | PCMCIA/USB Wireless LAN Medium Access Controller |
| HFA3842BIN-TK | PCMCIA/USB Wireless LAN Medium Access Controller |
| HFA3842IN96 | Wireless LAN Medium Access Controller |
| HFA3842 | Wireless LAN Medium Access Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HFA3824AIV | 制造商:Rochester Electronics LLC 功能描述:BASEBAND PROCESSOR - Bulk |
| HFA3824AIV WAF | 制造商:Harris Corporation 功能描述: |
| HFA3824AIV96 | 制造商:Rochester Electronics LLC 功能描述:BASEBAND PROCESSOR - Bulk |
| HFA3824EVAL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HFA3824IV | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。