- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371795 > HD74LV2GT125AUSE (Renesas Technology Corp.) Dual Bus Buffer with 3?state Output / CMOS Logic Level Shifter PDF資料下載
參數(shù)資料
| 型號(hào)： | HD74LV2GT125AUSE |
| 廠商： | Renesas Technology Corp. |
| 英文描述： | Dual Bus Buffer with 3?state Output / CMOS Logic Level Shifter |
| 中文描述： | 雙總線緩沖器3？國(guó)家輸出/ CMOS邏輯電平轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 1/9頁(yè) |
| 文件大?。?/td> | 92K |
| 代理商： | HD74LV2GT125AUSE |
Rev.2.00, Oct.23.2003, page 1 of 1
HD74LV2GT125A
Dual Bus Buffer with 3–state Output /
CMOS Logic Level Shifter
REJ03D0148–0200Z
(Previous ADE-205-676A (Z))
Rev.2.00
Oct.23.2003
Description
The HD74LV2GT125A has dual bus buffer with 3–state output in an 8 pin package. Output is disabled
when the associated output enable (
OE
) input is high. To ensure the high impedance state during power up
or power down,
OE
should be connected to V
CC
through a pull-up resistor; the minimum value of the
resistor is determined by the current sinking capability of the driver. The input protection circuitry on this
device allows over voltage tolerance on the input, allowing the device to be used as a logic–level translator
from 3.0 V CMOS Logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while
operating at the high-voltage power supply. Low voltage and high-speed operation is suitable for the
battery powered products (e.g., notebook computers), and the low power consumption extends the battery
life.
Features
The basic gate function is lined up as Renesas uni logic series.
Supplied on emboss taping for high-speed automatic mounting.
TTL compatible input level.
Supply voltage range : 3.0 to 5.5 V
Operating temperature range : –40 to +85°C
Logic-level translate function
3.0 V CMOS logic
→
5.0 V CMOS logic (@V
CC
= 5.0 V)
1.8 V or 2.5 V CMOS logic
→
3.3 V CMOS logic (@V
CC
= 3.3 V)
All inputs V
IH
(Max.) = 5.5 V (@V
CC
= 0 V to 5.5 V)
All outputs V
O
(Max.) = 5.5 V (@V
CC
= 0 V, Output : Z)
Output current ±6 mA (@V
CC
= 3.0 V to 3.6 V), ±12 mA (@V
CC
= 4.5 V to 5.5 V)
All the logical input has hysteresis voltage for the slow transition.
Ordering Information
Part Name
Package Type
Package Code
Package
Abbreviation
Taping Abbreviation
(Quantity)
HD74LV2GT125AUSE
SSOP-8 pin
TTP-8DBV
US
E (3,000 pcs/reel)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD74LV2GT245A | Dual Bus Transceivers with 3?state Outputs / CMOS Logic Level Shifter |
| HD74LV2GT245AUSE | Dual Bus Transceivers with 3?state Outputs / CMOS Logic Level Shifter |
| HD74LVC1G08 | 2?input AND Gate |
| HD74LVC1G08CLE | 2?input AND Gate |
| HD74LVC1G08CPE | 2?input AND Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD74LV2GT125AUSE-E | 制造商:Renesas Electronics Corporation 功能描述:Logic,74LV2GT,Dual Bus Buffer,SSOP8 |
| HD74LV2GT126AUSE-E | 制造商:Renesas Electronics Corporation 功能描述:Logic,74LV2GT,Dual Bus Buffer,SSOP8 |
| HD74LV2GT14AUSE-E | 制造商:Renesas Electronics Corporation 功能描述:Logic,74LV2GT,Triple Inverters,SSOP8 |
| HD74LV2GT241AUSE-E | 制造商:Renesas Electronics Corporation 功能描述:Logic,74LV2GT,2ch Bus Buffer Non-Inveted |
| HD74LV2GT245AUSE-E | 制造商:Renesas Electronics Corporation 功能描述:Logic,74LV2GT,2ch Bus Tranceivers,SSOP8 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。