436
20.1.5
Input/Output Pins
Flash memory is controlled by the pins listed in table 20.3.
Table 20.3
Flash Memory Pins
Pin Name
Abbreviation
Input/Output
Function
Programming power
FV
PP
MD
1
MD
0
TxD
1
RxD
1
Power supply
Apply 12.0 V
Mode 1
Input
H8/3337YF operating mode setting
Mode 0
Input
H8/3337YF operating mode setting
Transmit data
Output
SCI1 transmit data output
Receive data
Input
SCI1 receive data input
The transmit data and receive data pins are used in boot mode.
20.1.6
Register Configuration
The flash memory is controlled by the registers listed in table 20.4.
Table 20.4
Flash Memory Registers
Name
Abbreviation
R/W
Initial Value
Address
Flash memory control register
FLMCR
R/W
*
2
H'00
*
2
H'FF80
Erase block register 1
EBR1
R/W
*
2
H'00
*
2
H'FF82
Erase block register 2
EBR2
R/W
*
2
H'00
*
2
H'FF83
Wait-state control register
*
1
Notes:
*
1 The wait-state control register controls the insertion of wait states by the wait-state
controller, frequency division of clock signals for the on-chip supporting modules by the
clock pulse generator, and emulation of flash-memory updates by RAM in on-board
programming mode.
*
2 In modes 2 and 3 (on-chip flash memory enabled), the initial value is H'00 for FLMCR,
EBR1 and EBR2. In mode 1 (on-chip flash memory disabled), these registers cannot be
modified and always read H'FF.
WSCR
R/W
H'08
H'FFC2
Registers FLMCR, EBR1, and EBR2 are only valid when writing to or erasing flash memory, and
can only be accessed while 12 V is being applied to the FV
PP
pin. When 12 V is not applied to the
FV
PP
pin, in mode 2 addresses H'FF80 to H'FF83 are external address space, and in mode 3 these
addresses cannot be modified and always read H'FF.