- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370429 > HB52D88GB-F (Hitachi,Ltd.) 64 MB Unbuffered SDRAM Micro DIMM(64 MB 未緩沖同步DRAM DIMM) PDF資料下載
參數(shù)資料
| 型號： | HB52D88GB-F |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 64 MB Unbuffered SDRAM Micro DIMM(64 MB 未緩沖同步DRAM DIMM) |
| 中文描述： | 64兆微型無緩沖SDRAM的內存（64 MB的未緩沖同步的DRAM內存） |
| 文件頁數(shù)： | 20/23頁 |
| 文件大?。?/td> | 94K |
| 代理商： | HB52D88GB-F |
HB52D88GB-F
20
Pin Functions
CK0/CK1 (input pin):
CK is the master clock input to this pin. The other input signals are referred at CK
rising edge.
S0
(input pin):
When
S
is Low, the command input cycle becomes valid. When
S
is High, all inputs are
ignored. However, internal operations (bank active, burst operations, etc.) are held.
RE
,
CE
and
W
(input pins):
Although these pin names are the same as those of conventional DRAM
modules, they function in a different way. These pins define operation commands (read, write, etc.)
depending on the combination of their voltage levels. For details, refer to the command operation section.
A0 to A11 (input pins):
Row address (AX0 to AX11) is determined by A0 to A11 level at the bank active
command cycle CK rising edge. Column address (AY0 to AY8) is determined by A0 to A8 level at the read
or write command cycle CK rising edge. And this column address becomes burst access start address. A10
defines the precharge mode. When A10 = High at the precharge command cycle, both banks are precharged.
But when A10 = Low at the precharge command cycle, only the bank that is selected by A12/A13 (BA) is
precharged.
A12/A13 (input pin):
A12/A13 is a bank select signal (BA). The memory array is divided into bank0,
bank1, bank2 and bank3. If A12 is Low and A13 is Low, bank0 is selected. If A12 is High and A13 is Low,
bank1 is selected. If A12 is Low and A13 is High, bank2 is selected. If A12 is High and A13 is HIgh, bank3
is selected.
CKE0, CKE1 (input pin):
This pin determines whether or not the next CK is valid. If CKE is High, the
next CK rising edge is valid. If CKE is Low, the next CK rising edge is invalid. This pin is used for power-
down and clock suspend modes.
DQMB0 to DQMB7 (input pins):
Read operation: If DQMB is High, the output buffer becomes High-Z. If
the DQMB is Low, the output buffer becomes Low-Z.
Write operation: If DQMB is High, the previous data is held (the new data is not written). If DQMB is Low,
the data is written.
DQ0 to DQ63 (DQ pins):
Data is input to and output from these pins.
V
CC
(power supply pins):
3.3 V is applied.
V
SS
(power supply pins):
Ground is connected.
Detailed Operation Part
Refer to the HM5212165F/HM5212805F-75/A60/B60 datasheet.
相關PDF資料 |
PDF描述 |
|---|---|
| HB52E168EN | 64 MB Unbuffered SDRAM DIMM(64MB 未緩沖同步DRAM DIMM) |
| HB52E169EN | 64 MB Unbuffered SDRAM DIMM(64MB 未緩沖同步DRAM DIMM) |
| HB52E88EM | 64 MB Unbuffered SDRAM DIMM(64MB 未緩沖同步DRAM DIMM) |
| HB52E89EM | 64 MB Unbuffered SDRAM DIMM(64MB 未緩沖同步DRAM DIMM) |
| HB52E169E12 | 128 MB Registered SDRAM DIMM(128 MB 寄存同步DRAM DIMM) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HB52E168EN-B6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 SDRAM Module |
| HB52E169E1-B6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x72 SDRAM Module |
| HB52E169EN-B6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x72 SDRAM Module |
| HB52E328EM-A6B | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256MB Unbuffered SDRAM DIMM |
| HB52E328EM-B6B | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256MB Unbuffered SDRAM DIMM |
發(fā)布緊急采購，3分鐘左右您將得到回復。