- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223866 > GS8672Q38BE-500I (GSI TECHNOLOGY) 2M X 36 QDR SRAM, 0.45 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號(hào)： | GS8672Q38BE-500I |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 2M X 36 QDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1 MM PITCH, FPBGA-165 |
| 文件頁數(shù)： | 27/29頁 |
| 文件大?。?/td> | 791K |
| 代理商： | GS8672Q38BE-500I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁
GS8672Q20/38BE-500/450/400
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00 4/2011
7/29
2011, GSI Technology
Preliminary
Special Functions
Byte Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A High on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven High or Low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a -beat data transfer. The x18
version of the RAM, for example, may write bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Note: If “Half Write” operations (i.e., write operations in which a BWn pin is asserted for only half of a DDR write data transfer
on the associated 9-bit data bus, causing only 9 bits of the 18-bit DDR data word to be written) are initiated, the on-chip ECC will
be disabled for as long as the SRAM remains powered up thereafter. This must be done because ECC is implemented across entire
18-bit data words, rather than across individual 9-bit data bytes.
Byte Write Truth Table
The truth table below applies to write operations to Address "m", where Address "m" is the 18-bit memory location comprising the
2 beats of DDR write data associated with each BWn pin in a given clock cycle.
BWn
Input Data Byte n
Operation
Result
↑ K
(Beat 1)
↑K
(Beat 2)
↑K
(Beat 1)
↑K
(Beat 2)
0
D0
D1
Full Write
D0 and D1 written to Address m
0
1
D0
X
Half Write
Only D0 written to Address m
1
0
X
D1
Half Write
Only D1 written to Address m
1
X
Abort
Address m unchanged
Notes:
1. BW0 is associated with Input Data Byte D[8:0].
2. BW1 is associated with Input Data Byte D[17:9].
3. BW2 is associated with Input Data Byte D[26:18] (in x36 only).
4. BW3 is associated with Input Data Byte D[35:27] (in x36 only).
5. ECC is disabled if a “Half Write” operation is initiated.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS880F32AGT-5.5IT | 256K X 32 CACHE SRAM, 5.5 ns, PQFP100 |
| GS880F32BGT-7IT | 256K X 32 CACHE SRAM, 7 ns, PQFP100 |
| GSAA07C-Q01 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.1A, 50VDC, PANEL MOUNT |
| GSAC36C-6Q02 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.1A, 50VDC, PANEL MOUNT |
| GSAD28C-Q04 | SNAP ACTING/LIMIT SWITCH, DPDT, MOMENTARY, 0.1A, 50VDC, PANEL MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8672T18BE-250 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8672T18BE-250I | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8672T18BE-333 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8672T18BE-333I | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8672T19BE-333 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。