參數(shù)資料
型號(hào): GS8662R09BD-350
廠商: GSI TECHNOLOGY
元件分類: SRAM
英文描述: 8M X 9 STANDARD SRAM, 0.45 ns, PBGA165
封裝: 13 X 15 MM, 1 MM PITCH, FPBGA-165
文件頁(yè)數(shù): 13/37頁(yè)
文件大?。?/td> 769K
代理商: GS8662R09BD-350
GS8662R08/09/18/36BD-400/350/333/300/250
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02 3/2011
20/37
2011, GSI Technology
AC Electrical Characteristics
Parameter
Symbol
-400
-350
-333
-300
-250
Units
Notes
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Clock
K, K Clock Cycle Time
C, C Clock Cycle Time
tKHKH
tCHCH
2.5
8.4
2.86
8.4
3.0
8.4
3.3
8.4
4.0
8.4
ns
tKC Variable
tKCVar
0.2
0.2
0.2
0.2
0.2
ns
6
K, K Clock High Pulse Width
C, C Clock High Pulse Width
tKHKL
tCHCL
1.0
1.13
1.2
1.32
1.6
ns
K, K Clock Low Pulse Width
C, C Clock Low Pulse Width
tKLKH
tCLCH
1.0
1.13
1.2
1.32
1.6
ns
K to K High
C to C High
tKHKH
tCHCH
1.0
1.13
1.35
1.49
1.8
ns
K to K High
C to C High
tKHKH
tCHCH
1.0
1.13
1.35
1.49
1.8
ns
K, K Clock High to C, C Clock High
tKHCH
0
1.13
0
1.29
0
1.35
0
1.49
0
1.8
ns
DLL Lock Time
tKCLock
2048
2048
2048
2048
2048
cycle
7
K Static to DLL reset
tKCReset
30
30
30
30
30
ns
Output Times
K, K Clock High to Data Output Valid
C, C Clock High to Data Output Valid
tKHQV
tCHQV
0.45
0.45
0.45
0.45
0.45
ns
4
K, K Clock High to Data Output Hold
C, C Clock High to Data Output Hold
tKHQX
tCHQX
–0.45
–0.45
–0.45
–0.45
–0.45
ns
4
K, K Clock High to Echo Clock Valid
C, C Clock High to Echo Clock Valid
tKHCQV
tCHCQV
0.45
0.45
0.45
0.45
0.45
ns
K, K Clock High to Echo Clock Hold
C, C Clock High to Echo Clock Hold
tKHCQX
tCHCQX
–0.45
–0.45
–0.45
–0.45
–0.45
ns
CQ, CQ High Output Valid
tCQHQV
0.20
0.23
0.25
0.27
0.30
ns
8
CQ, CQ High Output Hold
tCQHQX
–0.20
–0.23
–0.25
–0.27
–0.30
ns
8
CQ Phase Distortion
tCQHCQH
0.9
1.0
1.10
1.24
1.55
ns
K Clock High to Data Output High-Z
C Clock High to Data Output High-Z
tKHQZ
tCHQZ
0.45
0.45
0.45
0.45
0.45
ns
4
K Clock High to Data Output Low-Z
C Clock High to Data Output Low-Z
tKHQX1
tCHQX1
–0.45
–0.45
–0.45
–0.45
–0.45
ns
4
Setup Times
Address Input Setup Time
tAVKH
0.4
0.4
0.4
0.4
0.5
ns
1
Control Input Setup Time(R/ W) (LD)
tIVKH
0.4
0.4
0.4
0.4
0.5
ns
2
Control Input Setup Time
(BWX) (NWX)
tIVKH
0.28
0.28
0.28
0.3
0.35
ns
3
Data Input Setup Time
tDVKH
0.28
0.28
0.28
0.3
0.35
ns
相關(guān)PDF資料
PDF描述
GS8662R09BGD-400I 8M X 9 STANDARD SRAM, 0.45 ns, PBGA165
GS88037BT-225I 256K X 36 CACHE SRAM, 2.5 ns, PQFP100
GS880F36BGT-7.5T 256K X 36 CACHE SRAM, 7.5 ns, PQFP100
GS880V18BT-250T 512K X 18 CACHE SRAM, 5.5 ns, PQFP100
GS880Z32CGT-250 256K X 32 ZBT SRAM, 5.5 ns, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8662R09BD-400 制造商:GSI Technology 功能描述:165 FBGA - Bulk
GS8662R09E-167 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R09E-167I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R09E-200 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R09E-200I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM