- 您現在的位置：買賣IC網 > PDF目錄223865 > GS8162ZV36AGD-350I (GSI TECHNOLOGY) 512K X 36 ZBT SRAM, 4.5 ns, PBGA165 PDF資料下載
參數資料
| 型號： | GS8162ZV36AGD-350I |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 512K X 36 ZBT SRAM, 4.5 ns, PBGA165 |
| 封裝： | 13 X 15 MM, 1 MM PITCH, FBGA-165 |
| 文件頁數： | 2/36頁 |
| 文件大小： | 884K |
| 代理商： | GS8162ZV36AGD-350I |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Rev: 1.00a 6/2003
10/36
2003, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS8162ZV18A(B/D)/GS8162ZV36A(B/D)/GS8162ZV72A(C)
Preliminary
Synchronous Truth Table
Operation
Type Address E1 E2 E3 ZZ ADV W Bx G CKE CK
DQ
Notes
Deselect Cycle, Power Down
D
None
H
X
L
X
L
L-H High-Z
Deselect Cycle, Power Down
D
None
X
H
L
X
L
L-H High-Z
Deselect Cycle, Power Down
D
None
X
L
X
L
X
L
L-H High-Z
Deselect Cycle, Continue
D
None
X
L
H
X
L
L-H High-Z
1
Read Cycle, Begin Burst
R
External
L
H
L
H
X
L
L-H
Q
Read Cycle, Continue Burst
B
Next
X
L
H
X
L
L-H
Q
1,10
NOP/Read, Begin Burst
R
External
L
H
L
H
X
H
L
L-H High-Z
2
Dummy Read, Continue Burst
B
Next
X
L
H
X
H
L
L-H High-Z
1,2,10
Write Cycle, Begin Burst
W
External
L
H
L
X
L
L-H
D
3
Write Cycle, Continue Burst
B
Next
X
L
H
X
L
X
L
L-H
D
1,3,10
NOP/Write Abort, Begin Burst
W
None
L
H
L
H
X
L
L-H High-Z
2,3
Write Abort, Continue Burst
B
Next
X
L
H
X
H
X
L
L-H High-Z 1,2,3,10
Clock Edge Ignore, Stall
Current
X
L
X
H
L-H
-
4
Sleep Mode
None
X
H
X
High-Z
Notes:
1. Continue Burst cycles, whether Read or Write, use the same control inputs. A Deselect continue cycle can only be entered into if a
Deselect cycle is executed first.
2. Dummy Read and Write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs when the W pin
is sampled low but no Byte Write pins are active, so no write operation is performed.
3. G can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during write
cycles.
4. If CKE High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If CKE High occurs during a write cycle, the bus
will remain in High Z.
5.
X = Don’t Care; H = Logic High; L = Logic Low; Bx = High = All Byte Write signals are high; Bx = Low = One or more Byte/Write signals
are Low
6. All inputs, except G and ZZ must meet setup and hold times of rising clock edge.
7. Wait states can be inserted by setting CKE high.
8. This device contains circuitry that ensures all outputs are in High Z during power-up.
9. A 2-bit burst counter is incorporated.
10. The address counter is incriminated for all Burst continue cycles.
相關PDF資料 |
PDF描述 |
|---|---|
| GS82032GQ-150IT | 64K X 32 CACHE SRAM, 9 ns, PQFP100 |
| GS820V32GQ-5 | 64K X 32 CACHE SRAM, 5 ns, PQFP100 |
| GS8321E18AD-333IT | CACHE SRAM, PBGA165 |
| GS832236AB-150VT | 1M X 36 CACHE SRAM, 7.5 ns, PBGA119 |
| GS8342D11BD-500IT | 4M X 9 QDR SRAM, 0.45 ns, PBGA165 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| GS8170DW36AC-300I | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.8NS 209FBGA - Trays |
| GS8170DW36AC-350 | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.7NS 209FBGA - Trays |
| GS8170DW36AC-350I | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.7NS 209FBGA - Trays |
| GS8170DW36AGC-250 | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 2.1NS 209FBGA - Trays |
| GS8170DW36AGC-250I | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 2.1NS 209FBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。