- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄173637 > GS8128418B-167IV (GSI TECHNOLOGY) 8M X 18 CACHE SRAM, 8 ns, PBGA119 PDF資料下載
參數(shù)資料
| 型號： | GS8128418B-167IV |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 8M X 18 CACHE SRAM, 8 ns, PBGA119 |
| 封裝： | 14 X 22 MM, 1.27 MM PITCH, FPBGA-119 |
| 文件頁數(shù)： | 27/30頁 |
| 文件大小： | 652K |
| 代理商： | GS8128418B-167IV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁
Mode Pin Functions
Mode Name
Pin Name
State
Function
Burst Order Control
LBO
L
Linear Burst
H
Interleaved Burst
Output Register Control
FT
L
Flow Through
H or NC
Pipeline
Power Down Control
ZZ
L or NC
Active
H
Standby, IDD = ISB
Single/Dual Cycle Deselect Control
SCD
L
Dual Cycle Deselect
H or NC
Single Cycle Deselect
FLXDrive Output Impedance Control
ZQ
L
High Drive (Low Impedance)
H or NC
Low Drive (High Impedance)
GS8128418/36B-xxxV
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02 7/2010
6/30
2007, GSI Technology
Note:
There are pull-up devices on the ZQ, SCD, and FT pins and a pull-down device on the ZZ pin, so those input pins can be unconnected and the
chip will operate in the default states as specified in the above tables.
Note:
The burst counter wraps to initial state on the 5th clock.
Note:
The burst counter wraps to initial state on the 5th clock.
Linear Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
Interleaved Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
Burst Counter Sequences
BPR 1999.05.18
相關PDF資料 |
PDF描述 |
|---|---|
| GS81302D08E-333 | 16M X 8 DDR SRAM, 0.45 ns, PBGA165 |
| GS81302D37GE-400I | 4M X 36 DDR SRAM, 0.45 ns, PBGA165 |
| GS81302D10E-300I | 16M X 9 DDR SRAM, 0.45 ns, PBGA165 |
| GS81302T09E-375T | 16M X 9 DDR SRAM, 0.45 ns, PBGA165 |
| GS81302T18E-350T | 8M X 18 DDR SRAM, 0.45 ns, PBGA165 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GS8128418B-167V | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V/2.5V 144MBIT 8MX18 8NS/3.4NS 119FPBGA - Trays |
| GS8128418B-200 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 144MBIT 8MX18 7.5NS/3NS 119FPBGA - Trays |
| GS8128418B-200I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 144MBIT 8MX18 7.5NS/3NS 119FPBGA - Trays |
| GS8128418B-200IV | 制造商:GSI Technology 功能描述:8M X 18 (144 MEG) - Trays |
| GS8128418B-200V | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V/2.5V 144MBIT 8MX18 7.5NS/3NS 119FPBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。