參數(shù)資料
型號(hào): GMS97L51
英文描述: 8-Bit CMOS Microcontrollers(高性價(jià)比的51單片機(jī),片內(nèi)4KEPROM,128字節(jié)RAM,低電壓)
中文描述: 8位CMOS微控制器(高性價(jià)比的51單片機(jī),片內(nèi)4KEPROM,128字節(jié)的RAM,低電壓)
文件頁(yè)數(shù): 37/59頁(yè)
文件大小: 812K
代理商: GMS97L51
AC characteristics for GMS90 series (24MHz version)
External Data Memory Characteristics
Parameter
Symbol
Limit Values
Unit
24 MHz
Clock
Variable Clock
1/
t
CLCL
= 3.5 MHz to 24 MHz
min.
max.
min.
max.
RD pulse width
t
RLRH
180
-
6
t
CLCL
- 70
-
ns
WR pulse width
t
WLWH
180
-
6
t
CLCL
- 70
-
ns
Address hold after ALE
t
LLAX2
15
-
t
CLCL
- 27
-
ns
RD to valid data in
t
RLDV
-
118
-
5
t
CLCL
- 90
ns
Data hold after RD
t
RHDX
0
-
0
-
ns
Data float after RD
t
RHDZ
-
63
-
2
t
CLCL
- 20
ns
ALE to valid data in
t
LLDV
-
200
-
8
t
CLCL
- 133
ns
Address to valid data in
t
AVDV
-
220
-
9
t
CLCL
- 155
ns
ALE to WR or RD
t
LLWL
75
175
3
t
CLCL
- 50
3
t
CLCL
+ 50
ns
Address valid to WR or RD
t
AVWL
67
-
4
t
CLCL
- 97
-
ns
WR or RD high to ALE high
t
WHLH
17
67
t
CLCL
- 25
t
CLCL
+ 25
ns
Data valid to WR transition
t
QVWX
5
-
t
CLCL
- 37
-
ns
Data setup before WR
t
QVWH
170
-
7
t
CLCL
- 122
-
ns
Data hold after WR
t
WHQX
15
-
t
CLCL
- 27
-
ns
Address float after RD
t
RLAZ
-
0
-
0
ns
8-Bit CMOS Microcontroller
GMS90 Series
MAY. 1998
37
LG Semicon MCU
相關(guān)PDF資料
PDF描述
GMS97L52 8-Bit CMOS Microcontrollers(高性價(jià)比的51單片機(jī),片內(nèi)8KEPROM,256字節(jié)RAM,低電壓)
GMS97L54 8-Bit CMOS Microcontroller(8位CMOS 微控制器)
GMS97L56 8-Bit CMOS Microcontroller(8位CMOS 微控制器)
GMS97L58 8-Bit CMOS Microcontroller(8位CMOS 微控制器)
GS84018B-150I x18 Fast Synchronous SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GMS97L51-I 制造商:HYUNDAI 功能描述:MCS-51 Family MCUs
GMS97L51Q 制造商:HYUNDAI 功能描述:MCS-51 Family MCUs
GMS97L51Q-I 制造商:HYUNDAI 功能描述:MCS-51 Family MCUs
GMS97L52 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:HYNIX SEMICONDUCTOR INC. 8-BIT SINGLE-CHIP MICROCONTROLLERS
GMS97L52PL-I 制造商:HYUNDAI 功能描述:MCS-51 Family MCUs