
LG Semicon
GMM7654287CTG
Pin Description
Pin
Function
Pin
Function
A0-A11
DQ0-DQ63
V
CC
V
SS
NC
Address Inputs
Data Input/Output
Row Address Strobe
Column Address Strobe
Read/Write Enable
Power (+3.3V)
Ground
No Connection
RE0
CE0-CE7
WE
Serial Presence Detect Information
. SPD Interface Protocol : IIC
. Current sink capability of SDA driver
£
= 3 mA
. Maximum Clock Frequency : 100 KHz
SDA
Serial Address / Data I/O
SCL
Serial Clock
SA0-SA2
Address in EEPROM
OE
Output Enable
RSVD
Reserved
* Above data are based on the SPD specification of JEDEC standard.
Byte
Function described
Function supported
0
1
Defines # bytes written into serial memory at module mfgr
Total # bytes of SPD memory device
Fundamental memory type(FPM, EDO..) form appendix A
# Row Address on this assembly
# Column Address on this assembly
256 bytes
EDO
12(4k refresh)
2
3
4
5
# Module Banks on this assembly
6
Data Width of this assembly
1(1 Banks)
64 bits
128 bytes
10
Module Data Width continuation
Voltage interface standard of this assembly
RAS # Access time of this assembly
CAS # Access time of this assembly
DIMM Configuration type(Non-Parity,Parity,ECC)
7
8
9
10
11
12
13
Refresh Rate/Type
DRAM Width, Primary DRAM
N/A
LVTTL
t
RAC
= 60 ns
4096/128ms
t
CAC
= 15 ns
Hex Value
80h
08h
0Ch
0Ah
02h
01h
40h
00h
01h
3Ch
0Fh
80h
00h
00h
x16
10h
14
Error checking DRAM data width
15-31
Reserved for future offerings
00h
32
Superset memory type(may be used in future)
00h
Non-Parity
RFU
Reserved for Future use
3