- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1922 > FXLA2203UMX (Fairchild Semiconductor)TRANSLATOR LEVEL DUAL 24UMLP PDF資料下載
參數(shù)資料
| 型號： | FXLA2203UMX |
| 廠商： | Fairchild Semiconductor |
| 文件頁數(shù)： | 4/16頁 |
| 文件大小： | 0K |
| 描述： | TRANSLATOR LEVEL DUAL 24UMLP |
| 標準包裝： | 5,000 |
| 應用： | 用戶標識模塊（SIM） |
| 電源電壓： | 1.65 V ~ 3.6 V |
| 封裝/外殼： | 24-UMLP |
| 供應商設備封裝： | 24-UMLP |
| 包裝： | 帶卷 (TR) |
| 安裝類型： | 表面貼裝 |
2010 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FLXA2203 Rev. 1.0.5
12
FXLA2203
—
Dual-Mode,
Dual-SI
M-Card
Level
Translator
Power-Up / Power-Down Sequence
Table 4. Power Supply Pins
Pin
Name
Function
1
VCC
EN and CH_Swap Supply
2
VCC_H_1
Host 1 Supply
3
VCC_H_2
Host 2 Supply
4
VCC1
Power Switch 1 Input
5
VCC2
Power Switch 2 Input
The VCC host power sequencing is non preferential;
however, VCC must be higher or equal to VCC1 and VCC2.
The Enable pin must be LOW while VCC1 and VCC2 ramp
up to valid supply voltages or ramp down to 0V.
A pull-up resistor tying enable to ground should be used
to ensure that bus contention, excessive currents, or
oscillations do not occur during power up or power
down. The size of the pull-up resistor is based upon the
current sinking capability of the device driving the
Enable pin.
Recommended power-up sequence (see Figure 16):
1.
Apply power to VCC.
2.
Assert EN LOW (FXLA2203 disabled).
3.
Apply power to VCC1, VCC2, VCC_H_1, and
VCC_H_2.
4.
Assert EN HIGH (FXLA2203 enabled).
5.
Begin activation timing (see Figure 14).
Recommended power-down sequence (see Figure 17):
1. Complete deactivation timing (see Figure 15).
2. Assert EN LOW (FXLA2203 disabled).
3. Ramp down power to VCC1, VCC2, VCC_H_1,
and VCC_H_2.
4. Once VCC1 and VCC2 are OFF, ramp down VCC.
VCC_Cardn
RST_n
CLK_n
I/O_n
EN
CH_Swap
VCC1, VCC2
VCC_H_n
RST_H_n
CLK_H_n
I/O_H_n
ZZZ
Z
ZZZ
Z
ZZZ
Z
ZZZ
Z
VCC
AB C
Power-Up
Sequencing
Begin Activation
Timing per ISO7816
3 2006
Card
Po
rts
Host
P
or
ts
Figure 16. Power-Up Sequencing
Figure 17. Power-Down Sequencing
Notes:
23. A=VCC becomes a valid voltage, EN=LOW.
24. B=VCC1, VCC2, and VCC_H_n become valid
voltages, EN=LOW.
25. C=FXLA2203 enabled (EN goes HIGH), ready for
activation (ISO7816-3).
Notes:
26. A=Disable FXLA2203, bring EN LOW.
27. B=Ramp down VCC1, VCC2, and VCC_H_n.
28. C=Ramp down VCC once VCC1 and VCC2 are off.
相關PDF資料 |
PDF描述 |
|---|---|
| GAL16V8D-15LJN | SPLD 62.5MHZ EECMOS 20 PLCC |
| GAL18V10B-20LP | IC GAL 10OUT MACROCELL 7.5NS 20 |
| GAL22V10D-25LJ | IC SPLD 3.3V 28-PLCC |
| GH65C11-C-PD | OPTO ENCODER |
| HA4201CB96 | IC CROSSPOINT SWITCH 1X1 8-SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| FXLA2204UMX | 功能描述:接口 - 專用 Dual-SIM-Card Level Translator RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:BGA-59 |
| FXLC95000CL | 制造商:Freescale Semiconductor 功能描述:FXLC95000CL - Bulk |
| FXLC95000CLR1 | 制造商:Freescale Semiconductor 功能描述:3-AXIS, COLDFIRE V1 CORE - Tape and Reel 制造商:Freescale Semiconductor 功能描述:3-axis, Coldfire v1 core |
| FXLC95000MAG | 制造商:Freescale Semiconductor 功能描述:XTRINSIC INTELLIGENT MOTION-SENSING PLATFORM, EVB WITH MAG31 - Bulk 制造商:Freescale Semiconductor 功能描述:INTELLIGENT ECOMPASS 制造商:Freescale Semiconductor 功能描述:INTELLIGENT ECOMPASS DAU |
| FXLD2-2M1 | 制造商:Panduit Corp 功能描述:Cable Assembly Fiber Optic Patch Cord 1m 2(St) to 2(ST) PL-PL 制造商:Panduit Corp 功能描述:ST-ST LSZH 10 GBE 50-: DUPL 1.6MM PATCH - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。