- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8942 > FS6377-01G-XTP (ON Semiconductor)IC CLOCK GEN PLL PROG 16SOIC PDF資料下載
參數(shù)資料
| 型號： | FS6377-01G-XTP |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 21/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK GEN PLL PROG 16SOIC |
| 標(biāo)準(zhǔn)包裝： | 3,000 |
| 類型： | PLL 時鐘發(fā)生器 |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:4 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 230MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC |
| 包裝： | 帶卷 (TR) |
FS6377
4.3 Oscillator Overdrive
For applications where an external reference clock is provided (and the crystal oscillator is not required), the reference clock should be
connected to XOUT and XIN should be left unconnected (float).
For best results, make sure the reference clock signal is as jitter-free as possible, can drive a 40pF load with fast rise and fall times and
can swing rail-to-rail.
If the reference clock is not a rail-to-rail signal, the reference must be AC coupled to XOUT through a 0.01F or 0.1F capacitor. A
minimum 1V peak-to-peak signal is required to drive the internal differential oscillator buffer.
5.0 I
2C-bus Control Interface
This device is a read/write slave device meeting all Philips I
2C-bus specifications except a "general call." The bus has to be controlled
by a master device that generates the serial clock SCL, controls bus access and generates the START and STOP conditions while the
device works as a slave. Both master and slave can operate as a transmitter or receiver, but the master device determines which mode
is activated. A device that sends data onto the bus is defined as the transmitter, and a device receiving data as the receiver.
I
2C-bus logic levels noted herein are based on a percentage of the power supply (VDD). A logic-one corresponds to a nominal voltage of
VDD, while a logic-zero corresponds to ground (VSS).
5.1 Bus Conditions
Data transfer on the bus can only be initiated when the bus is not busy. During the data transfer, the data line (SDA) must remain stable
whenever the clock line (SCL) is high. Changes in the data line while the clock line is high will be interpreted by the device as a START
or STOP condition. The following bus conditions are defined by the I
2C-bus protocol.
5.1.1. Not Busy
Both the data (SDA) and clock (SLC) lines remain high to indicate the bus is not busy.
5.1.2. START Data Transfer
A high to low transition of the SDA line while the SCL input is high indicates a START condition. All commands to the device must be
preceded by a START condition.
5.1.3. STOP Data Transfer
A low to high transition of the SDA line while SCL is held high indicates a STOP condition. All commands to the device must be
followed by a STOP condition.
5.1.4. Data Valid
The state of the SDA line represents valid data if the SDA line is stable for the duration of the high period of the SCL line after a START
condition occurs. The data on the SDA line must be changed only during the low period of the SCL signal. There is one clock pulse per
data bit.
Each data transfer is initiated by a START condition and terminated with a STOP condition. The number of data bytes transferred
between START and STOP conditions is determined by the master device, and can continue indefinitely. However, data that is
overwritten to the device after the first sixteen bytes will overflow into the first register, then the second, and so on, in a first-in, first-
overwritten fashion.
Rev. 4 | Page 6 of 24 | www.onsemi.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX5382LEUK+T | IC DAC 8BIT 2WIRE SER SOT23-5 |
| MS27474T24B2SA | CONN RCPT 100POS JAM NUT W/SCKT |
| VI-J1Z-MZ-F2 | CONVERTER MOD DC/DC 2V 10W |
| VI-J0T-MZ-F3 | CONVERTER MOD DC/DC 6.5V 25W |
| D38999/20SC4SN | CONN RCPT 4POS WALL MNT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FS6377-01IG-XTD | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 I2C PROG 3-PLL CLK (IND) RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| FS6377-01IG-XTP | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 I2C PROG 3-PLL CLK IND RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| FS-662 | 功能描述:模塊化系統(tǒng) - SOM A9M2440 Module 32MB 10Mbps Ethernet RoHS:否 制造商:Digi International 外觀尺寸:ConnectCore 9P 處理器類型:ARM926EJ-S 頻率:150 MHz 存儲容量:8 MB, 16 MB 存儲類型:NOR Flash, SDRAM 接口類型:I2C, SPI, UART 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 尺寸:1.97 in x 1.97 in x 6.1 in |
| FS6713-20-07 | 制造商:Schaffner 功能描述: |
| FS6BNCU | 制造商:Belden Inc 功能描述:BNC CONNECTOR UNIVERSAL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。