參數(shù)資料
型號： FMS9875KGC140
英文描述： Integrated Photo Flash Charger and IGBT Driver 16-QFN -35 to 85
文件頁數(shù)： 12/29頁
文件大?。?/td> 481K
代理商： FMS9875KGC140
PRODUCT SPECIFICATION
FMS9875
12
REV. 1.2.15 1/14/02
Output data and clocks: DCK and DCK are delayed in tan-
dem with SCK relative to PXCK or XCK. There is a 5-5
1
/
2
clock latency between the data sample S
n
and the corre-
sponding data out DA
7-0
.
Ideally, incoming pixels (PC generated) would be trape-
zoidal with fast rise-times and the sampling edge of the A/D
clock, SCK would be positioned along the level section of
the incoming pixel waveform as shown in Figure 4. There is
a narrow zone of uncertainly where sampling during pixel
rise time would cause an error in the value of the A/D data
output, D
7-0
, which is shown as a value, 0-255.
Figure 4. Ideal Pixel Sampling
In practice, high-resolution pixels have relatively long rise-
times. As shown in Figure 5, there are narrow zones of seren-
dipity when the pixel amplitude is level. Samples are valid in
these zones.
Figure 5. Acceptable Pixel Sampling
Referring to Figure 6, when the sample clock, SCK has some
jitter, if the sampling edge occurs anywhere within the zone
of uncertainty where the pixel rise time is steep, there will be
amplitude modulation of the digitized data, D
7-0
, due to the
sampling clock jitter. To avoid corruption of the image, set-
ting the value PHASE
7-0
is critical. PHASE
4-0
should be
trimmed to position the sampling edge of SCK within the
zone of serendipity.
Figure 6. Improper Pixel Sampling
Voltage References
An on-chip voltage reference is generated from a bandgap
source. V
REFOUT
is the buffered output of this source that
can be connected to V
REFIN
to supply a voltage reference
that is common to the three converter channels.
V
REFIN
, with a nominal voltage of 1.25V, is the source of the
differential reference voltages for each A/D converter.
Reference voltages supplied to the differential inputs of the
comparators in the A/D converters are derived from V
REFIN
.
Digital Data Outputs
Input horizontal sync HSIN and outgoing data, D[7..0] are
resynchronized to the internal delayed sample clock, SCK.
Output timing relationships are defined in Figure 7. Latency of
the first pixel, N varies according to the mode:
1.
2.
Normal.
Alternate pixel sampling.
Data transitions on the falling edge of the DCK clock. Pixel
data should be sampled on the rising edge of the DCK clock.
Levels are 3.3 volt CMOS. PWRDN = L sets the outputs
high-impedance. PWRDN = H enables the outputs.
D
7-0
R
IN
, G
IN
, B
IN
SCK
Zones of Uncertainty
D
7-0
R
IN
, G
IN
, B
IN
SCK
Zones of Serendipity
D
7-0
R
IN
, G
IN
, B
IN
SCK
Zones of Uncertainty
Figure 3. Internal Sampling Clock, SCK Timing
PHASE
Sn
PXCK/XCK
SCK
VIN
DCK
DA
相關PDF資料
PDF描述
FMS9875KGC140X
FMS988AKAC100 Signal Conditioner
FMS988AKAC140 Signal Conditioner
FMU1 TRANSISTOR | SOT-143R
RU101K TRANSISTOR | SOT-23
相關代理商/技術參數(shù)
參數(shù)描述
FMS9875KGC140X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
FMS9875KWC 制造商:Fairchild Semiconductor Corporation 功能描述:
FMS9884A 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:3x8-Bit, 108/140/175 Ms/s Triple Video A/D Converter with Clamps
FMS9884AKAC100 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 MQFP RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結構: 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel
FMS9884AKAC140 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 MQFP RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結構: 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*