- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67505 > FMS9875KGC100 (FAIRCHILD SEMICONDUCTOR CORP) 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | FMS9875KGC100 |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 |
| 封裝： | MQFP-100 |
| 文件頁數(shù)： | 5/31頁 |
| 文件大?。?/td> | 517K |
| 代理商： | FMS9875KGC100 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
FMS9875
PRODUCT SPECIFICATION
REV. 1.2.15 1/14/02
13
Figure 7. Output Timing
PHASE
N
tSKEW
P0
D0
PXCK/XCK
SC
HSIN
K
GBRIN/YPBPRIN
DCK
HSOUT
DCK
D[7..0]
Figures 8 through 12 depict data output timing relative to the
sampling clock and inputs for all modes. Timing is referenced
to the leading edge of HSIN when the rst sample is taken at
the rising edge of SCK. Register bit OUTPHASE, determines
if odd or even samples are directed to the data ports.
Note the timing of the HSOUT waveform:
1.
HSOUT is always active HIGH.
2.
Leading edge of HSOUT is aligned to the leading or
trailing edge (selected by the HSPOL register bit) of
HSIN delayed by 5 to 5.5 pixels
3.
Leading edge is aligned with DCK.
4.
Trailing edge is linked to HSIN.
5.
If HSIN does not terminate before mid-line, HSOUT is
forced low. A 50% duty cycle indicates that HSPOL is
incorrectly set.
HS is the internal sync pulse generated from HSIN. SCK is
the internal A/D converter sampling clock.
Pixel sampling is referenced to the rising edge of HSIN.
Data outputs are delayed by 5 to 5.5 pixels. To allow for
clamping, start-of-active-video (SAV) can begin any time
after the falling edge of HSIN. End-of-active-video (EAV)
follows SAV any time before the next HSIN pulse.
Figure 8. GBR Mode
GBRIN
HSIN
PXCK
HS
SCK
DCK
DGBR 7-0
HSOUT
P6
P0
P1
P2
P3
P4
P5
D6
D0
D1
D2
D3
D4
D5
P7
D7
5 PIXEL DELAY
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FMS9875KGC100X | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 |
| FMS9875KGC140 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 |
| FMS9875KGC140X | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 |
| FN3410-10-44 | 500 V, 50 HZ, THREE PHASE EMI FILTER |
| FN3410-110-35 | 500 V, 50 HZ, THREE PHASE EMI FILTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FMS9875KGC100X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| FMS9875KGC140 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| FMS9875KGC140X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| FMS9875KWC | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FMS9884A | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:3x8-Bit, 108/140/175 Ms/s Triple Video A/D Converter with Clamps |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。