- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370155 > FBL2033BB (NXP SEMICONDUCTORS) 3.3V BTL 8-bit latched/registered/pass-thru universal transceiver PDF資料下載
參數(shù)資料
| 型號： | FBL2033BB |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | 3.3V BTL 8-bit latched/registered/pass-thru universal transceiver |
| 中文描述： | FBL SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PQFP52 |
| 文件頁數(shù)： | 4/14頁 |
| 文件大?。?/td> | 150K |
| 代理商： | FBL2033BB |
Philips Semiconductors
Product specification
FBL2033
3.3V BTL 8-bit latched/registered/pass-thru
universal transceiver
1999 Apr 15
4
FUNCTION TABLE
INPUTS
OUTPUTS
MODE
AIn
Bn*
OEB0
OEB1
OEA
LCAB
LCBA
SAB
1
0
LL
SBA
1
0
XX
AOn
Bn
AIn to Bn thru mode
L
—
H
L
L
X
X
Z
H**
H
—
H
L
L
X
X
LL
XX
Z
L
AIn to Bn transparent latch
L
—
H
L
L
H
X
HX
XX
Z
H**
H
—
H
L
L
H
X
HX
XX
Z
L
AIn to Bn latch and read
l
—
H
L
L
↓
↓
↑
↑
X
HX
XX
Z
H**
h
—
H
L
L
X
HX
XX
Z
L
AIn to Bn register
L
—
H
L
L
X
LH
XX
Z
H**
H
—
H
L
L
X
LH
XX
Z
L
Bn outputs latched and read
(preconditioned latch)
X
—
H
L
L
L
X
HX
XX
Z
latched
data
Bn to AOn thru mode
X
L
L
H
H
X
X
XX
LL
H
input
X
H
L
H
H
X
X
XX
LL
L
input
Bn to AOn transparent latch
X
L
L
H
H
X
H
XX
HX
H
input
X
H
L
H
H
X
H
XX
HX
L
input
Bn to AOn latch and read
X
l
L
H
H
X
↓
↓
XX
HX
H
input
X
h
L
H
H
X
XX
HX
L
input
Bn to AOn register
X
L
L
H
H
X
↑
↑
XX
LH
H
input
X
H
L
H
H
X
XX
LH
L
input
AOn outputs latched and read
(preconditioned latch)
X
X
L
H
H
X
L
XX
HX
latched
data
X
Disable Bn outputs
X
X
L
X
X
X
X
XX
XX
X
H**
X
X
X
H
X
X
X
XX
XX
X
H**
Disable AOn outputs
X
X
X
X
L
X
X
XX
XX
Z
X
FUNCTION SELECT TABLE
MODE SELECTED
SXX1
SXX0
Thru mode
L
L
Register mode
L
H
Latch mode
H
X
NOTES:
H
L
h
l
X
Z
—
=
=
=
=
=
=
=
=
=
High voltage level
Low voltage level
High voltage level one set-up time prior to the High-to-Low LCXX transition
Low voltage level one set-up time prior to the High-to-Low LCXX transition
Don’t care
High-impedance (OFF) state
Input not externally driven
Low-to-High transition
High-to-Low transition
Goes to level of pull-up voltage
Precaution should be taken to ensure B inputs do not float. If they do, they are equal to Low state.
In Loopback mode (Loopback = High), AIn inputs are routed to the AOn outputs. The Bn inputs are blocked out.
↑
↓
H** =
Bn* =
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FBL2040 | 3.3V BTL8-bit TTL to BTL transceiver |
| FBL2040BB | 3.3V BTL8-bit TTL to BTL transceiver |
| FBL2041 | 3.3V BTL 7-bit Futurebus transceiver standard A-port |
| FBL2041BB | 3.3V BTL 7-bit Futurebus transceiver standard A-port |
| FBL2041I | 3.3V BTL 7-bit Futurebus transceiver standard A-port |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FBL2040 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3.3V BTL8-bit TTL to BTL transceiver |
| FBL2040BB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3.3V BTL8-bit TTL to BTL transceiver |
| FBL2041 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3.3V BTL 7-bit Futurebus transceiver standard A-port |
| FBL2041BB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3.3V BTL 7-bit Futurebus transceiver standard A-port |
| FBL2041BB-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:7-Bit Bus Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。