- 您現(xiàn)在的位置：買賣IC網 > Datasheet目錄38 > FAN9612MX (Fairchild Semiconductor)IC CTLR PFC DUAL BCM 16SOICN Datasheet資料下載
參數資料
| 型號： | FAN9612MX |
| 廠商： | Fairchild Semiconductor |
| 文件頁數： | 19/36頁 |
| 文件大?。?/td> | 1561K |
| 描述： | IC CTLR PFC DUAL BCM 16SOICN |
| 標準包裝： | 1 |
| 模式： | 臨界傳導（BCM） |
| 頻率 - 開關： | 16.5kHz ~ 525kHz |
| 電流 - 啟動： | 80µA |
| 電源電壓： | 9 V ~ 18 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 16-SOIC N |
| 包裝： | 標準包裝 |
| 其它名稱： | FAN9612MXFSDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
?2008 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FAN9612 " Rev. 1.1.7
19
3. Adjusting the Output Voltage with Load
In some applications, the output voltage of the PFC
boost converter is decreased at low power levels to
boost the light load efficiency of the power supply.
Implementing this function with a circuit external to the
FAN9612 is straightforward because the error amplifier
reference (the positive input) is available on the soft-
start (SS) pin, as shown in Figure 28. In the FAN9612
architecture, the power of the converter is proportional
to the voltage on the COMP pin, minus a small offset.
The voltage on the COMP pin is monitored to determine
the operating power of the supply. Therefore the voltage
on the SS pin can be adjusted lower to achieve the
desired lower output voltage.
Several possible implementations to adjust the output
voltage of the boost stage at light load are described in
the application note AN-8021
. It includes the universal
output voltage adjust implementation which is
modulated by input voltage to avoid the boost converter
becoming a peak rectifier at high line and light load.
Figure 28. Error Amplifier Configuration
4. Adjusting the Output Voltage with Input
Voltage
In some applications, the output voltage of the PFC
boost converter is adjusted based on the input voltage
only. This boost follower implementations increases the
efficiency of the downstream DC-DC converter and
therefore of the overall power supply.
Implementations for both the two-level boost and the
linear boost follower (or tracking boost) are described in
application note AN-8021
.
5. Adjusting the Phase-Management
Thresholds
In any power converter, the switching losses become
dominant at light load. For an interleaved converter
where there are two or more phases, light-load
efficiency can be improved by shutting down one of the
phases at light load (also known as phase-shedding or
phase-dropping operating).
The initial phase-management thresholds are fixed at
approximately 13% and 18% of the maximum load
power level. This means when the output power
reaches 13%, the FAN9612 automatically goes from a
two-phase to a single-phase operation (phase shed or
phase drop). When the output power comes back up to
18%, the FAN9612 automatically goes from the single-
phase to the two-phase operation (phase-add).
The default thresholds can be adjusted upward based
on the application requirement; for example, to meet the
Energy STAR 5.0 or the Climate Savers Computing
efficiency requirements at 20% of the load. The phase
drop threshold can be adjusted upward (for example to
25%) by adjusting the maximum on time.
Figure 29. Adjusting Phase Management Thresholds
Since the phase management threshold is fixed at 13%
and 18% of the maximum power limit level, the actual
power management threshold as a percentage of
nominal output power can be adjusted by the ratio
between nominal power and maximum power limit level
as shown in Figure 29. The second plot shows an
example where the maximum power limit level is 1.4
times of nominal output power. By adjusting the
maximum on-time (using R
MOT
), the phase management
thresholds can be adjusted upward.
Phase management is implemented such that the
output of the error amplifier (V
COMP
) does not have to
change when the system toggles between single-phase
and two-phase operations, as shown in Figure 30. The
output of the error amplifier is proportional to the output
power of the converter independently, whether one or
both phases are operating in the power supply.
Furthermore, because the maximum on-time limit is
applied independently to each pulse-width modulator,
the power handling capability of the converter with only
one phase running is approximately half of the total
output power that can be delivered when both phases
are utilized.
Additional details on adjusting phase management are
provided in the application note AN-6086
.
Figure 30. V
COMP
vs. t
ON
MAX
相關PDF資料 |
PDF描述 |
|---|---|
| FL6961MY | IC CTLR PFC SGL FLYBACK 8-SOIC |
| IR1150ISTRPBF | IC PFC CONTROLLER CCM 8-SOIC |
| IR1152STRPBF | IC PFC ONE CYCLE CONTROL 8SOIC |
| IR1153STRPBF | IC PFC ONE CYCLE CONTROL 8SOIC |
| IR1155STRPBF | IC PFC ONE CYCLE CONTROL 8SOIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| FAN9612Y FAN9613Y WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FAN9613_YAC3026B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FAN9621 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Interleaved Dual BCM PFC Controller |
| FAN-AC3 | 制造商:Cosel Usa Inc 功能描述:Optional Accessories, OP Series |
| FAN-AC3-F | 制造商:Cosel Usa Inc 功能描述:Optional Accessories, OP Series |
發(fā)布緊急采購，3分鐘左右您將得到回復。