參數(shù)資料
型號: EVAL-CN0217-EB1Z
廠商: Analog Devices Inc
文件頁數(shù): 7/40頁
文件大?。?/td> 0K
描述: EVAL BOARD FOR CN0217
設(shè)計資源: CN-0217 Circuit Eval Board
標準包裝: 1
系列: Circuits from the Lab™
主要目的: 阻抗轉(zhuǎn)換器
已用 IC / 零件: AD5933,AD5934,AD8606
主要屬性: 網(wǎng)絡(luò)分析器
次要屬性: I²C 接口
已供物品:
Data Sheet
AD5933
Rev. E | Page 15 of 40
FREQUENCY SWEEP COMMAND SEQUENCE
The following sequence must be followed to implement a
frequency sweep:
1. Enter standby mode. Prior to issuing a start frequency sweep
command, the device must be placed in a standby mode by
issuing an enter standby mode command to the control
register (Register Address 0x80 and Register Address 0x81).
In this mode, the VOUT and VIN pins are connected
internally to ground so there is no dc bias across the external
impedance or between the impedance and ground.
2. Enter initialize mode. In general, high Q complex circuits
require a long time to reach steady state. To facilitate the
measurement of such impedances, this mode allows the user
full control of the settling time requirement before entering
start frequency sweep mode where the impedance
measurement takes place.
An initialize with a start frequency command to the control
register enters initialize mode. In this mode the impedance
is excited with the programmed start frequency, but no meas-
urement takes place. The user times out the required settling
time before issuing a start frequency sweep command to the
control register to enter the start frequency sweep mode.
3. Enter start frequency sweep mode. The user enters this mode
by issuing a start frequency sweep command to the control
register. In this mode, the ADC starts measuring after the
programmed number of settling time cycles has elapsed. The
user can program an integer number of output frequency
cycles (settling time cycles) to Register Address 0x8A and
Register Address 0x8B before beginning the measurement
at each frequency point (see Figure 28).
The DDS output signal is passed through a programmable gain
stage to generate the four ranges of peak-to-peak output excitation
signals listed in Table 5. The peak-to-peak output excitation volt-
age is selected by setting Bit D10 and Bit D9 in the control register
Address 0X81) section) and is made available at the VOUT pin.
RECEIVE STAGE
The receive stage comprises a current-to-voltage amplifier,
followed by a programmable gain amplifier (PGA), antialiasing
filter, and ADC. The receive stage schematic is shown in
Figure 20. The unknown impedance is connected between the
VOUT and VIN pins. The first stage current-to-voltage amplifier
configuration means that a voltage present at the VIN pin is a
virtual ground with a dc value set at VDD/2. The signal current
that is developed across the unknown impedance flows into the
VIN pin and develops a voltage signal at the output of the current-
to-voltage converter. The gain of the current-to voltage amplifier
is determined by a user-selectable feedback resistor connected
between Pin 4 (RFB) and Pin 5 (VIN). It is important for the user
to choose a feedback resistance value that, in conjunction with the
selected gain of the PGA stage, maintains the signal within the
linear range of the ADC (0 V to VDD).
The PGA allows the user to gain the output of the current-to-
voltage amplifier by a factor of 5 or 1, depending upon the status
of Bit D8 in the control register (see the Register Map section,
Register Address 0x80). The signal is then low-pass filtered and
presented to the input of the 12-bit, 1 MSPS ADC.
5 × R
R
C
VIN
VDD/2
RFB
ADC
LPF
05324-
020
Figure 20. Receive Stage
The digital data from the ADC is passed directly to the DSP core
of the AD5933, which performs a DFT on the sampled data.
DFT OPERATION
A DFT is calculated for each frequency point in the sweep. The
AD5933 DFT algorithm is represented by
=
=
1023
0
)))
sin(
)
)(cos(
(
)
(
n
j
n
x
f
X
where:
X(f) is the power in the signal at the Frequency Point f.
x(n) is the ADC output.
cos(n) and sin(n) are the sampled test vectors provided by the
DDS core at the Frequency Point f.
The multiplication is accumulated over 1024 samples for each
frequency point. The result is stored in two, 16-bit registers
representing the real and imaginary components of the result.
The data is stored in twos complement format.
相關(guān)PDF資料
PDF描述
V375C48T75BF3 CONVERTER MOD DC/DC 48V 75W
HBC12DRTF-S13 CONN EDGECARD 24POS .100 EXTEND
HCC13DREN-S13 CONN EDGECARD 26POS .100 EXTEND
V375C48E150BG2 CONVERTER MOD DC/DC 48V 150W
V375C48E150BF CONVERTER MOD DC/DC 48V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-CN0218-SDPZ 功能描述:BOARD CFTL AD8212 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:Circuits from the Lab™ 標準包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-CN0221-EB1Z 功能描述:EVAL MONITOR W/ADUCM360 UCTRL RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:* 標準包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
EVAL-CN0225-SDPZ 功能描述:其他開發(fā)工具 EVAL-CN0225-SDPZ RoHS:否 制造商:Parallax 產(chǎn)品:ELEV-8 Hex Upgrade Kits 類型:Robotics 工具用于評估:ELEV-8 Quadcopter 工作電源電壓:
EVAL-CN0227-HSCZ 制造商:Analog Devices 功能描述:HIGH PERFORMANCE WIDEBAND RECEIVER - Boxed Product (Development Kits) 制造商:Analog Devices 功能描述:BOARD EVAL WIDEBAND RECEIVER 制造商:Analog Devices 功能描述:EVAL BOARD CFTL WIDEBAND REC 制造商:Analog Devices 功能描述:EVAL BOARD, CFTL, WIDEBAND RECEIVER 制造商:Analog Devices 功能描述:EVAL BOARD, 16BIT 250MSPS WIDEBAND RECEIVER; Silicon Manufacturer:Analog Devices; Silicon Core Number:ADL5562, AD9467; Kit Application Type:Communication; Application Sub Type:IF Receiver
EVAL-CN0229-SDPZ 功能描述:EVAL-CN0229-SDPZ RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標準包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081