- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17112 > EVAL-ADUC7028QSZ (Analog Devices Inc)KIT DEV ADUC7028 QUICK START PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-ADUC7028QSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 73/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT DEV ADUC7028 QUICK START |
| 產(chǎn)品培訓(xùn)模塊： | ARM7 Applications & Tools Intro to ARM7 Core & Microconverters Process Control |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuickStart™ 套件 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | ADuC7028 |
| 所含物品： | 評(píng)估板、電源、纜線、軟件和說明文檔 |
| 產(chǎn)品目錄頁面： | 739 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | ADUC7028BBCZ62-RL-ND - IC MCU FLASH 62K 12BIT ADUC7028BBCZ62-ND - IC MCU FLASH 62K 12BIT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當(dāng)前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
ADuC7019/20/21/22/24/25/26/27/28/29
Data Sheet
Rev. F | Page 70 of 104
Table 85. GPxDAT Registers
Name
Address
Default Value1
Access
GP0DAT
0xFFFFF420
0x000000XX
R/W
GP1DAT
0xFFFFF430
0x000000XX
R/W
GP2DAT
0xFFFFF440
0x000000XX
R/W
GP3DAT
0xFFFFF450
0x000000XX
R/W
GP4DAT
0xFFFFF460
0x000000XX
R/W
1
X = 0, 1, 2, or 3.
GPxDAT are Port x configuration and data registers. They
configure the direction of the GPIO pins of Port x, set the
output value for the pins configured as output, and store the
input value of the pins configured as input.
Table 86. GPxDAT MMR Bit Descriptions
Bit
Description
31:24
Direction of the data. Set to 1 by user to configure
the GPIO pin as an output. Cleared to 0 by user to
configure the GPIO pin as an input.
23:16
Port x data output.
15:8
Reflect the state of Port x pins at reset (read only).
7:0
Port x data input (read only).
Table 87. GPxSET Registers
Name
Address
Default Value1
Access
GP0SET
0xFFFFF424
0x000000XX
W
GP1SET
0xFFFFF434
0x000000XX
W
GP2SET
0xFFFFF444
0x000000XX
W
GP3SET
0xFFFFF454
0x000000XX
W
GP4SET
0xFFFFF464
0x000000XX
W
1
X = 0, 1, 2, or 3.
GPxSET are data set Port x registers.
Table 88. GPxSET MMR Bit Descriptions
Bit
Description
31:24
Reserved.
23:16
Data Port x set bit. Set to 1 by user to set bit on Port x;
also sets the corresponding bit in the GPxDAT MMR.
Cleared to 0 by user; does not affect the data out.
15:0
Reserved.
Table 89. GPxCLR Registers
Name
Address
Default Value1
Access
GP0CLR
0xFFFFF428
0x000000XX
W
GP1CLR
0xFFFFF438
0x000000XX
W
GP2CLR
0xFFFFF448
0x000000XX
W
GP3CLR
0xFFFFF458
0x000000XX
W
GP4CLR
0xFFFFF468
0x000000XX
W
1
X = 0, 1, 2, or 3.
GPxCLR are data clear Port x registers.
Table 90. GPxCLR MMR Bit Descriptions
Bit
Description
31:24
Reserved.
23:16
Data Port x clear bit. Set to 1 by user to clear bit on
Port x; also clears the corresponding bit in the GPxDAT
MMR. Cleared to 0 by user; does not affect the data out.
15:0
Reserved.
SERIAL PORT MUX
The serial port mux multiplexes the serial port peripherals
(an SPI, UART, and two I2Cs) and the programmable logic array
(PLA) to a set of 10 GPIO pins. Each pin must be configured to
one of its specific I/O functions as described in Table 91.
Table 91. SPM Configuration
SPMMUX
GPIO
UART
UART/I2C/SPI
PLA
(00)
(01)
(10)
(11)
SPM0
P1.0
SIN
I2C0SCL
PLAI[0]
SPM1
P1.1
SOUT
I2C0SDA
PLAI[1]
SPM2
P1.2
RTS
I2C1SCL
PLAI[2]
SPM3
P1.3
CTS
I2C1SDA
PLAI[3]
SPM4
P1.4
RI
SCLK
PLAI[4]
SPM5
P1.5
DCD
MISO
PLAI[5]
SPM6
P1.6
DSR
MOSI
PLAI[6]
SPM7
P1.7
DTR
CS
PLAO[0]
SPM8
P0.7
ECLK/XCLK
SIN
PLAO[4]
SPM9
P2.0
CONV
SOUT
PLAO[5]
Table 91 also details the mode for each of the SPMMUX pins.
This configuration must be done via the GP0CON, GP1CON,
and GP2CON MMRs. By default, these 10 pins are configured
as GPIOs.
UART SERIAL INTERFACE
The UART peripheral is a full-duplex, universal, asynchronous
receiver/transmitter. It is fully compatible with the 16,450 serial
port standard. The UART performs serial-to-parallel conversions
on data characters received from a peripheral device or modem,
and parallel-to-serial conversions on data characters received
from the CPU. The UART includes a fractional divider for baud
rate generation and has a network addressable mode. The UART
function is made available on the 10 pins of the ADuC7019/20/
21/22/24/25/26/27/28/29 (see Table 92).
Table 92. UART Signal Description
Pin
Signal
Description
SPM0 (Mode 1)
SIN
Serial receive data.
SPM1 (Mode 1)
SOUT
Serial transmit data.
SPM2 (Mode 1)
RTS
Request to send.
SPM3 (Mode 1)
CTS
Clear to send.
SPM4 (Mode 1)
RI
Ring indicator.
SPM5 (Mode 1)
DCD
Data carrier detect.
SPM6 (Mode 1)
DSR
Data set ready.
SPM7 (Mode 1)
DTR
Data terminal ready.
SPM8 (Mode 2)
SIN
Serial receive data.
SPM9 (Mode 2)
SOUT
Serial transmit data.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GMM12DREN | CONN EDGECARD 24POS .156 EYELET |
| GSM12DREH | CONN EDGECARD 24POS .156 EYELET |
| EA-XPR-001 | BOARD LPCXPRESSO LPC1343 |
| EVAL-ADUC841QSZ | KIT DEV FOR ADUC841 QUICK START |
| HBM11DRAI | CONN EDGECARD 22POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC7029QSZ | 功能描述:EVAL DEV SYSTEM FOR ADUC7029 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:* 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF) |
| EVAL-ADUC7029QSZ | 制造商:Analog Devices 功能描述:Silicon Manufacturer:Analog Devices C |
| EVAL-ADUC7032QSPZ | 制造商:Analog Devices 功能描述:EVAL BD FOR ADUC7032 - Bulk |
| EVAL-ADUC7033QSPZ | 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk |
| EVAL-ADUC7034QSPZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。