- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17112 > EVAL-ADUC7028QSZ (Analog Devices Inc)KIT DEV ADUC7028 QUICK START PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADUC7028QSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 58/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT DEV ADUC7028 QUICK START |
| 產(chǎn)品培訓模塊： | ARM7 Applications & Tools Intro to ARM7 Core & Microconverters Process Control |
| 標準包裝： | 1 |
| 系列： | QuickStart™ 套件 |
| 類型： | MCU |
| 適用于相關產(chǎn)品： | ADuC7028 |
| 所含物品： | 評估板、電源、纜線、軟件和說明文檔 |
| 產(chǎn)品目錄頁面： | 739 (CN2011-ZH PDF) |
| 相關產(chǎn)品： | ADUC7028BBCZ62-RL-ND - IC MCU FLASH 62K 12BIT ADUC7028BBCZ62-ND - IC MCU FLASH 62K 12BIT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
Data Sheet
ADuC7019/20/21/22/24/25/26/27/28/29
Rev. F | Page 57 of 104
Linearity degradation near ground and AVDD is caused by satu-
ration of the output amplifier, and a general representation of its
effects (neglecting offset and gain error) is illustrated in Figure 64.
The dotted line in Figure 64 indicates the ideal transfer function,
and the solid line represents what the transfer function may
look like with endpoint nonlinearities due to saturation of the
output amplifier. Note that Figure 64 represents a transfer function
in 0-to-AVDD mode only. In 0-to-VREF or 0-to-DACREF mode
(with VREF < AVDD or DACREF < AVDD), the lower nonlinearity is
similar. However, the upper portion of the transfer function
follows the ideal line right to the end (VREF in this case, not AVDD),
showing no signs of endpoint linearity errors.
0
495
5-
02
4
AVDD
AVDD – 100mV
100mV
0x00000000
0x0FFF0000
Figure 64. Endpoint Nonlinearities Due to Amplifier Saturation
The endpoint nonlinearities conceptually illustrated in
Figure 64 get worse as a function of output loading. Most
of the ADuC7019/20/21/22/24/25/26/27/28/29 data sheet
specifications assume a 5 kΩ resistive load to ground at the
DAC output. As the output is forced to source or sink more
current, the nonlinear regions at the top or bottom (respectively)
of Figure 64 become larger. With larger current demands, this
can significantly limit output voltage swing.
POWER SUPPLY MONITOR
The power supply monitor regulates the IOVDD supply on the
ADuC7019/20/21/22/24/25/26/27/28/29. It indicates when the
IOVDD supply pin drops below one of two supply trip points.
The monitor function is controlled via the PSMCON register.
If enabled in the IRQEN or FIQEN register, the monitor
interrupts the core using the PSMI bit in the PSMCON MMR.
This bit is immediately cleared after CMP goes high.
This monitor function allows the user to save working registers
to avoid possible data loss due to low supply or brown-out
conditions. It also ensures that normal code execution does
not resume until a safe supply level is established.
Table 53. PSMCON Register
Name
Address
Default Value
Access
PSMCON
0xFFFF0440
0x0008
R/W
Table 54. PSMCON MMR Bit Descriptions
Bit
Name
Description
3
CMP
Comparator bit. This is a read-only bit that
directly reflects the state of the comparator.
Read 1 indicates that the IOVDD supply is above
its selected trip point or that the PSM is in
power-down mode. Read 0 indicates that the
IOVDD supply is below its selected trip point. This
bit should be set before leaving the interrupt
service routine.
2
TP
Trip point selection bit. 0 = 2.79 V, 1 = 3.07 V.
1
PSMEN
Power supply monitor enable bit. Set to 1 to
enable the power supply monitor circuit. Cleared
to 0 to disable the power supply monitor circuit.
0
PSMI
Power supply monitor interrupt bit. This bit is set
high by the MicroConverter after CMP goes low,
indicating low I/O supply. The PSMI bit can be
used to interrupt the processor. After CMP
returns high, the PSMI bit can be cleared by
writing a 1 to this location. A 0 write has no
effect. There is no timeout delay; PSMI can be
immediately cleared after CMP goes high.
COMPARATOR
The ADuC7019/20/21/22/24/25/26/27/28/29 integrate voltage
comparators. The positive input is multiplexed with ADC2, and
the negative input has two options: ADC3 and DAC0. The output
of the comparator can be configured to generate a system inter-
rupt, be routed directly to the programmable logic array, start
an ADC conversion, or be on an external pin, CMPOUT, as
shown in Figure 65.
04
95
5-
02
5
MUX
IRQ
MUX
DAC0
ADC2/CMP0
ADC3/CMP1
P0.0/CMPOUT
Figure 65. Comparator
Note that because the ADuC7022, ADuC7025, and ADu7027
parts do not support a DAC0 output, it is not possible to use
DAC0 as a comparator input on these parts.
Hysteresis
Figure 66 shows how the input offset voltage and hysteresis
terms are defined.
04
95
5-
0
63
CMPOUT
CMP0
VH
VOS
Figure 66. Comparator Hysteresis Transfer Function
相關PDF資料 |
PDF描述 |
|---|---|
| GMM12DREN | CONN EDGECARD 24POS .156 EYELET |
| GSM12DREH | CONN EDGECARD 24POS .156 EYELET |
| EA-XPR-001 | BOARD LPCXPRESSO LPC1343 |
| EVAL-ADUC841QSZ | KIT DEV FOR ADUC841 QUICK START |
| HBM11DRAI | CONN EDGECARD 22POS R/A .156 SLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC7029QSZ | 功能描述:EVAL DEV SYSTEM FOR ADUC7029 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:* 標準包裝:1 系列:PICDEM™ 類型:MCU 適用于相關產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF) |
| EVAL-ADUC7029QSZ | 制造商:Analog Devices 功能描述:Silicon Manufacturer:Analog Devices C |
| EVAL-ADUC7032QSPZ | 制造商:Analog Devices 功能描述:EVAL BD FOR ADUC7032 - Bulk |
| EVAL-ADUC7033QSPZ | 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk |
| EVAL-ADUC7034QSPZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復。