參數(shù)資料
型號(hào)： EVAL-ADUC7028QSZ
廠商： Analog Devices Inc
文件頁數(shù)： 69/104頁
文件大?。?/td> 0K
描述： KIT DEV ADUC7028 QUICK START
產(chǎn)品培訓(xùn)模塊： ARM7 Applications & Tools
Intro to ARM7 Core & Microconverters
Process Control
標(biāo)準(zhǔn)包裝： 1
系列： QuickStart™ 套件
類型： MCU
適用于相關(guān)產(chǎn)品： ADuC7028
所含物品： 評(píng)估板、電源、纜線、軟件和說明文檔
產(chǎn)品目錄頁面： 739 (CN2011-ZH PDF)
相關(guān)產(chǎn)品： ADUC7028BBCZ62-RL-ND - IC MCU FLASH 62K 12BIT
ADUC7028BBCZ62-ND - IC MCU FLASH 62K 12BIT
Data Sheet
ADuC7019/20/21/22/24/25/26/27/28/29
Rev. F | Page 67 of 104
Table 70. PWMCFG Register
Name
Address
Default Value
Access
PWMCFG
0xFFFFFC10
0x0000
R/W
PWMCFG is a gate chopping register.
Table 71. PWMCFG MMR Bit Descriptions
Bit
Name
Description
15:10
Reserved.
9
CHOPLO
Low-side gate chopping enable bit.
8
CHOPHI
High-side gate chopping enable bit.
7:0
GDCLK
PWM gate chopping period (unsigned).
Table 72. PWMEN Register
Name
Address
Default Value
Access
PWMEN
0xFFFFFC20
0x0000
R/W
PWMEN allows enabling of channel outputs and crossover. See
its bit definitions in Table 73.
Table 73. PWMEN MMR Bit Descriptions
Bit
Name
Description
8
0H0L_XOVR
Channel 0 output crossover enable bit.
Set to 1 by user to enable Channel 0 output
crossover. Cleared to 0 by user to disable
Channel 0 output crossover.
7
1H1L_XOVR
Channel 1 output crossover enable bit.
Set to 1 by user to enable Channel 1 output
crossover. Cleared to 0 by user to disable
Channel 1 output crossover.
6
2H2L_XOVR
Channel 2 output crossover enable bit.
Set to 1 by user to enable Channel 2 output
crossover. Cleared to 0 by user to disable
Channel 2 output crossover.
5
0L_EN
0L output enable bit. Set to 1 by user to
disable the 0L output of the PWM. Cleared to 0
by user to enable the 0L output of the PWM.
4
0H_EN
0H output enable bit. Set to 1 by user to
disable the 0H output of the PWM. Cleared to
0 by user to enable the 0H output of the PWM.
3
1L_EN
1L output enable bit. Set to 1 by user to
disable the 1L output of the PWM. Cleared to 0
by user to enable the 1L output of the PWM.
2
1H_EN
1H Output Enable Bit. Set to 1 by user to
disable the 1H output of the PWM. Cleared to
0 by user to enable the 1H output of the PWM.
1
2L_EN
2L output enable bit. Set to 1 by user to
disable the 2L output of the PWM. Cleared to 0
by user to enable the 2L output of the PWM.
0
2H_EN
2H output enable bit. Set to 1 by user to
disable the 2H output of the PWM. Cleared to
0 by user to enable the 2H output of the PWM.
Table 74. PWMDAT0 Register
Name
Address
Default Value
Access
PWMDAT0
0xFFFFFC08
0x0000
R/W
PWMDAT0 is an unsigned 16-bit register for switching period.
Table 75. PWMDAT1 Register
Name
Address
Default Value
Access
PWMDAT1
0xFFFFFC0C
0x0000
R/W
PWMDAT1 is an unsigned 10-bit register for dead time.
Table 76. PWMCHx Registers
Name
Address
Default Value
Access
PWMCH0
0xFFFFFC14
0x0000
R/W
PWMCH1
0xFFFFFC18
0x0000
R/W
PWMCH2
0xFFFFFC1C
0x0000
R/W
PWMCH0, PWMCH1, and PWMCH2 are channel duty cycles
for the three phases.
Table 77. PWMDAT2 Register
Name
Address
Default Value
Access
PWMDAT2
0xFFFFFC24
0x0000
R/W
PWMDAT2 is an unsigned 10-bit register for PWM sync
pulse width.
GENERAL-PURPOSE INPUT/OUTPUT
The ADuC7019/20/21/22/24/25/26/27/28/29 provide 40 general-
purpose, bidirectional I/O (GPIO) pins. All I/O pins are 5 V
tolerant, meaning the GPIOs support an input voltage of 5 V.
In general, many of the GPIO pins have multiple functions (see
Table 78 for the pin function definitions). By default, the GPIO
pins are configured in GPIO mode.
All GPIO pins have an internal pull-up resistor (of about
100 k), and their drive capability is 1.6 mA. Note that a
maximum of 20 GPIOs can drive 1.6 mA at the same time.
Using the GPxPAR registers, it is possible to enable/disable
the pull-up resistors for the following ports: P0.0, P0.4, P0.5,
P0.6, P0.7, and the eight GPIOs of P1.
The 40 GPIOs are grouped in five ports, Port 0 to Port 4 (Port x).
Each port is controlled by four or five MMRs.
Note that the kernel changes P0.6 from its default configuration
at reset (MRST) to GPIO mode. If MRST is used for external
circuitry, an external pull-up resistor should be used to ensure
that the level on P0.6 does not drop when the kernel switches
mode. Otherwise, P0.6 goes low for the reset period. For
example, if MRST is required for power-down, it can be
reconfigured in GP0CON MMR.
The input level of any GPIO can be read at any time in the
GPxDAT MMR, even when the pin is configured in a mode
other than GPIO. The PLA input is always active.
When the ADuC7019/20/21/22/24/25/26/27/28/29 part enters a
power-saving mode, the GPIO pins retain their state.
相關(guān)PDF資料
PDF描述
GMM12DREN CONN EDGECARD 24POS .156 EYELET
GSM12DREH CONN EDGECARD 24POS .156 EYELET
EA-XPR-001 BOARD LPCXPRESSO LPC1343
EVAL-ADUC841QSZ KIT DEV FOR ADUC841 QUICK START
HBM11DRAI CONN EDGECARD 22POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADUC7029QSZ 功能描述:EVAL DEV SYSTEM FOR ADUC7029 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:* 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
EVAL-ADUC7029QSZ 制造商:Analog Devices 功能描述:Silicon Manufacturer:Analog Devices C
EVAL-ADUC7032QSPZ 制造商:Analog Devices 功能描述:EVAL BD FOR ADUC7032 - Bulk
EVAL-ADUC7033QSPZ 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk
EVAL-ADUC7034QSPZ 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*