- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362802 > EVAL-AD7933CB (Analog Devices, Inc.) 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7933CB |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | ADC |
| 英文描述： | 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| 中文描述： | 4通道，1.5 MSPS的12位和10位并行ADC的一個序列 |
| 文件頁數(shù)： | 7/32頁 |
| 文件大小： | 1253K |
| 代理商： | EVAL-AD7933CB |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Preliminary Technical Data
AD7933/AD7934
TIMING SPECIFICATIONS
1
V
DD
= V
DRIVE
=2.7 V to 5.25 V, Internal/External V
REF
= 2.5 V, unless otherwise noted, F
CLKIN
= 24 MHz, F
SAMPLE
= 1.5 MSPS; T
A
= T
MIN
to
T
MAX
, unless otherwise noted.
Table 3.
Limit at T
MIN
, T
MAX
Parameter AD7933
AD7934
Unit
Description
kHz
min
MHz
max
Minimum time between end of read and start of next conversion, i.e., time from when the
data bus goes into three-state until the next falling edge of CONVST.
t
1
10
10
ns min
CONVST Pulse Width.
t
2
20
20
ns min
CONVST Falling Edge to CLKIN Falling Edge Setup Time.
t
3
TBD
TBD
ns min
CLKIN Falling Edge to BUSY Rising Edge.
t
4
0
0
ns min
CS to WR Setup Time.
t
5
0
0
ns min
CS to WR Hold Time.
t
6
25
25
ns min
WR Pulse Width.
t
7
10
10
ns min
Data Setup Time before WR.
t
8
5
5
ns min
Data Hold after WR.
t
9
0.5 t
CLKIN
0.5 t
CLKIN
ns min
New Data Valid before Falling Edge of BUSY.
t
10
0
0
ns min
CS to RD Setup Time.
t
11
0
0
ns min
CS to RD Hold Time.
t
12
55
55
ns min
RD Pulse Width.
t
133
50
50
ns max
Data Access Time after RD.
t
144
5
5
ns min
Bus Relinquish Time after RD.
40
40
ns max
Bus Relinquish Time after RD.
t
15
15
15
ns min
HBEN to RD Setup Time.
t
16
5
5
ns min
HBEN to RD Hold Time.
t
17
10
10
ns min
Minimum Time between Reads/Writes.
t
18
0
0
ns min
HBEN to WR Setup Time.
t
19
5
5
ns min
HBEN to WR Hold Time.
t
20
TBD
TBD
ns min
CLKIN Falling Edge to BUSY Rising Edge.
f
CLKIN2
10
10
24
24
t
QUIET
10
10
ns min
1
Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V
DD
) and timed from a voltage level of 1.6 V.
All timing specifications given above are with a 25 pF load capacitance. See
,
,
, and
.
(W/ = 1) Figure 38 Figure 39
Figure 40
2
Mark/space ratio for CLKIN is 40/60 to 60/40.
3
The time required for the output to cross TBD.
4
t
14
is derived from the measured time taken by the data outputs to change 0.5 V. The measured number is then extrapolated back to remove the effects of charging or
discharging the 25 pF capacitor. This means that the time, t
14
, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the
bus loading.
Figure 37. AD7933/AD7934 Parallel Interface—Conversion and Read Cycle in Word Mode
Rev. PrG | Page 7 of 32
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD7934CB | 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| EVAL-CONTROLBRD2 | 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| EVAL-AD7940CB | 3mW, 100kSPS, 14-Bit ADC in 6-Lead SOT-23 |
| EVAL-AD974CB | AD974 4-Channel, 16-Bit, 200 kSPS ADC(四通道,200kSPS,16位A/D轉(zhuǎn)換器,AD974的評估板) |
| EVAL-AD9831EB | CMOS Complete DDS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7934-6CB | 制造商:Analog Devices 功能描述:EVAL BD 4-CH, 1.5 MSPS, 10-BIT AND 12-BIT PARALLEL ADCS W/ A - Bulk |
| EVAL-AD7934CB | 制造商:Analog Devices 功能描述:Evaluation Board For 4-Channel, 1.5 MSPS, 10-Bit And 12-Bit Parallel ADCs With A Sequencer 制造商:Analog Devices 功能描述:EVAL BD 4-CH, 1.5 MSPS, 10-BIT AND 12-BIT PARALLEL ADCS W/ A - Bulk |
| EVAL-AD7938-6CB | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, 625 kSPS, 12-Bit Parallel ADCs with a Sequencer |
| EVAL-AD7938-6CBZ | 制造商:Analog Devices 功能描述:EVAL KIT FOR 8CH, 625 KSPS, 12-BIT PARALLEL ADCS W/ A SEQUEN - Bulk |
| EVAL-AD7938CB | 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。