- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362802 > EVAL-AD7933CB (Analog Devices, Inc.) 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7933CB |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | ADC |
| 英文描述： | 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| 中文描述： | 4通道，1.5 MSPS的12位和10位并行ADC的一個序列 |
| 文件頁數(shù)： | 25/32頁 |
| 文件大小： | 1253K |
| 代理商： | EVAL-AD7933CB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD7933/AD7934
Preliminary Technical Data
Reading Data from the AD7933/AD7934
With the W/B pin tied logic high, the AD7933/AD7934
interface operates in word mode. In this case, a single read
operation from the device accesses the conversion data-word on
Pins DB0/DB2 to DB11. The DB8/HBEN pin assumes its DB8
function. With the W/B pin tied to logic low, the
AD7933/AD7934 interface operates in byte mode. In this case,
the DB8/HBEN pin assumes its HBEN function. Conversion
data from the AD7933/ AD7934 must be accessed in two read
operations with 8 bits of data provided on DB0 to DB7 for each
of the read operations. The HBEN pin determines whether the
read operation accesses the high byte or the low byte of the12-
or 10-bit word. For a low byte read, DB0 to DB7 provide the
eight LSBs of the 12-bit word. For 10-bit operation, the two
LSBs of the low byte are 0s and are followed by 6 bits of
conversion data. For a high byte read, DB0 to DB3 provide the
4 MSBs of the 12-/10-bit word. DB4 of the high byte is always 0
and DB5 and DB6 of the high byte provide the Channel ID.
shows the read cycle timing diagram for a 12-/10-bit
Figure 37
transfer. When operated in word mode, the HBEN input does
not exist and only the first read operation is required to access
data from the device. When operated in byte mode, the two read
cycles shown in F
are required to access the full data-
word from the device.
igure 38
Figure 38. AD7933/AD7934 Parallel Interface—Read Cycle Timing for Byte Mode Operation (W/B = 0)
The CS and RD signals are gated internally and level triggered
active low. In either word mode or byte mode, CS and RD may
be tied together as the timing specification t
10
and t
11
is 0 ns
minimum. The data is placed onto the data bus a time t
13
after
both CS and RD go low. The RD rising edge can be used to latch
data out of the device. After a time, t
14
, the data lines will
become three-stated.
Alternatively, CS and RD can be tied permanently low and the
conversion data will be valid and placed onto the data bus a
time, t
9
, before the falling edge of BUSY.
t
11
t
10
t
13
t
15
t
15
t
16
t
16
t
14
t
12
t
17
LOW BYTE
HIGH BYTE
DB0 TO DB7
HBEN/DB8
RD
CS
0
Rev. PrG | Page 25 of 32
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD7934CB | 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| EVAL-CONTROLBRD2 | 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| EVAL-AD7940CB | 3mW, 100kSPS, 14-Bit ADC in 6-Lead SOT-23 |
| EVAL-AD974CB | AD974 4-Channel, 16-Bit, 200 kSPS ADC(四通道,200kSPS,16位A/D轉(zhuǎn)換器,AD974的評估板) |
| EVAL-AD9831EB | CMOS Complete DDS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7934-6CB | 制造商:Analog Devices 功能描述:EVAL BD 4-CH, 1.5 MSPS, 10-BIT AND 12-BIT PARALLEL ADCS W/ A - Bulk |
| EVAL-AD7934CB | 制造商:Analog Devices 功能描述:Evaluation Board For 4-Channel, 1.5 MSPS, 10-Bit And 12-Bit Parallel ADCs With A Sequencer 制造商:Analog Devices 功能描述:EVAL BD 4-CH, 1.5 MSPS, 10-BIT AND 12-BIT PARALLEL ADCS W/ A - Bulk |
| EVAL-AD7938-6CB | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, 625 kSPS, 12-Bit Parallel ADCs with a Sequencer |
| EVAL-AD7938-6CBZ | 制造商:Analog Devices 功能描述:EVAL KIT FOR 8CH, 625 KSPS, 12-BIT PARALLEL ADCS W/ A SEQUEN - Bulk |
| EVAL-AD7938CB | 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。