參數(shù)資料
型號(hào)： EVAL-AD7923CB2
廠商： Analog Devices, Inc.
元件分類： ADC
英文描述： 4-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 16-Lead TSSOP
中文描述： 4通道，200 kSPS的，12位序列ADC的16引腳TSSOP
文件頁(yè)數(shù)： 4/20頁(yè)
文件大?。?/td> 430K
代理商： EVAL-AD7923CB2
–4–
AD7923
TIMING SPECIFICATIONS
1
REV. 0
(AV
DD
= 2.7 V to 5.25 V, V
DRIVE
AV
DD
, REF
IN
= 2.5 V, T
A
= T
MIN
to T
MAX
, unless otherwise noted.)
Limit at T
MIN
, T
MAX
AD7923
AV
DD
= 3 V
AV
DD
= 5 V
10
10
20
20
16
￥
t
SCLK
50
50
Parameter
f
SCLK2
Unit
Description
kHz min
MHz max
t
CONVERT
t
QUIET
16
￥
t
SCLK
ns min
Minimum Quiet Time Required between
CS
Rising
Edge and Start of Next Conversion
CS
to SCLK Setup Time
Delay from
CS
until DOUT Three-State Disabled
Data Access Time after SCLK Falling Edge
SCLK Low Pulsewidth
SCLK High Pulsewidth
SCLK to DOUT Valid Hold Time
SCLK Falling Edge to DOUT High Impedance
DIN Setup Time Prior to SCLK Falling Edge
DIN Hold Time after SCLK Falling Edge
Sixteenth SCLK Falling Edge to
CS
High
Power-Up Time from Full Power-Down/Auto
Shutdown Mode
t
2
t
33
t
43
t
5
t
6
t
7
t
84
t
9
t
10
t
11
t
12
10
35
40
0.4
￥
t
SCLK
0.4
￥
t
SCLK
10
15/45
10
5
20
1
10
30
40
0.4
￥
t
SCLK
0.4
￥
t
SCLK
10
15/35
10
5
20
1
ns min
ns max
ns max
ns min
ns min
ns min
ns min/max
ns min
ns min
ns min
m
s max
NOTES
1
Sample tested at 25
∞
C to ensure compliance. All input signals are specified with t
= t
= 5 ns (10% to 90% of AV
) and timed from a voltage level of 1.6 V.
See Figure 1. The 3 V operating range spans from 2.7 V to 3.6 V. The 5 V operating range spans from 4.75 V to 5.25 V.
2
Mark/Space ratio for the SCLK input is 40/60 to 60/40.
3
Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.4 V or 0.7
￥
V
.
4
t
is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, quoted in the timing characteristics t
8
, is the true bus relinquish
time of the part and is independent of the bus loading.
Specifications subject to change without notice.
TO
OUTPUT
PIN
C
L
50pF
200 A
I
OH
200 A
I
OL
1.6V
Figure 1. Load Circuit for Digital Output Timing Specifications
相關(guān)PDF資料
PDF描述
EVAL-AD7933CB 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
EVAL-AD7934CB 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
EVAL-CONTROLBRD2 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
EVAL-AD7940CB 3mW, 100kSPS, 14-Bit ADC in 6-Lead SOT-23
EVAL-AD974CB AD974 4-Channel, 16-Bit, 200 kSPS ADC(四通道,200kSPS,16位A/D轉(zhuǎn)換器,AD974的評(píng)估板)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7923CBZ 功能描述:BOARD EVAL FOR AD7923 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7927CB 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD. - Bulk
EVAL-AD7927CBZ 功能描述:BOARD EVALUATION FOR AD7927 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7933CB 制造商:Analog Devices 功能描述:EVALUATION BOARD 4-CHANNEL, 1.5 MSPS, 10-BIT AND 12-BIT PARALLEL ADCS WITH A SEQUENCER 制造商:Analog Devices 功能描述:EVAL BD FOR 4-CH, 1.5 MSPS, 10-BIT AND 12-BIT PARALLEL ADCS - Bulk
EVAL-AD7934-6CB 制造商:Analog Devices 功能描述:EVAL BD 4-CH, 1.5 MSPS, 10-BIT AND 12-BIT PARALLEL ADCS W/ A - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*