參數(shù)資料
型號(hào): EVAL-AD7866CB
廠商: Analog Devices, Inc.
英文描述: Dual 1 MSPS, 12-Bit, 2-Channel SAR ADC with Serial Interface
中文描述: 雙1 MSPS的12位,雙通道SAR型ADC的串行接口
文件頁數(shù): 4/20頁
文件大?。?/td> 304K
代理商: EVAL-AD7866CB
REV. 0
AD7866
TIMING SPECIFICATIONS
1
(V
DD
= 2.7 V to 5.25 V, V
DRIVE
= 2.7 V to 5.25 V, V
REF
= 2.5 V; T
A
= T
MIN
to T
MAX
, unless otherwise noted.)
–4–
1.6V
200 A
I
OL
200 A
I
OH
C
L
50pF
TO
OUTPUT
PIN
Figure 1. Load Circuit for Digital Output
Timing Specifications
WARNING!
ESD SENSITIVE DEVICE
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the AD7866 features proprietary ESD protection circuitry, permanent damage may occur on
devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are
recommended to avoid performance degradation or loss of functionality.
ABSOLUTE MAXIMUM RATINGS
1
(T
A
= 25
o
C unless otherwise noted)
AV
DD
to AGND . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
DV
DD
to DGND . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
V
DRIVE
to DGND . . . . . . . . . . . . . . . –0.3 V to DV
DD
+ 0.3 V
V
DRIVE
to AGND . . . . . . . . . . . . . . . . –0.3 V to AV
DD
+ 0.3 V
AV
DD
to DV
DD
. . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +0.3 V
AGND to DGND . . . . . . . . . . . . . . . . . . . . –0.3 V to +0.3 V
Analog Input Voltage to AGND . . . . –0.3 V to AV
DD
+ 0.3 V
Digital Input Voltage to DGND . . . . . . . . . . . –0.3 V to +7 V
V
REF
to AGND . . . . . . . . . . . . . . . . . –0.3 V to AV
DD
+ 0.3 V
Digital Output Voltage to DGND . . –0.3 V to V
DRIVE
+ 0.3 V
Input Current to Any Pin Except Supplies
2
. . . . . . . .
±
10 mA
Operating Temperature Range
Commercial (A, B Versions) . . . . . . . . . . . . . –40
o
C to +85
o
C
Storage Temperature Range . . . . . . . . . . . . –65
o
C to +150
o
C
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . 150
o
C
TSSOP Package, Power Dissipation . . . . . . . . . . . . . 450 mW
JA
Thermal Impedance . . . . . . . . . . . . 143
°
C/W (TSSOP)
JC
Thermal Impedance . . . . . . . . . . . . . 45
°
C/W (TSSOP)
Lead Temperature, Soldering
Vapor Phase (60 secs) . . . . . . . . . . . . . . . . . . . . . . . 215
°
C
Infrared (15 secs) . . . . . . . . . . . . . . . . . . . . . . . . . . 220
°
C
ESD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 kV
NOTES
1
Stresses above those listed under Absolute Maximum Ratings may cause permanent
damage to the device. This is a stress rating only; functional operation of the device
at these or any other conditions above those listed in the operational sections of this
specification is not implied. Exposure to absolute maximum rating conditions for
extended periods may affect device reliability.
2
Transient currents of up to 100 mA will not cause SCR latch up.
Limit at
T
MIN
, T
MAX
10
20
16
×
t
SCLK
800
50
10
25
40
Parameter
f
SCLK 2
Unit
Description
kHz min
MHz max
ns max
ns max
ns max
ns min
ns max
ns max
t
CONVERT
t
SCLK
= 1/f
SCLK
f
SCLK
= 20 MHz
Minimum Time Between End of Serial Read and Next Falling Edge of
CS
CS
to SCLK Setup Time
Delay from
CS
Until D
OUT
A and D
OUT
B Three-State Disabled
Data Access Time After SCLK Falling Edge. V
DRIVE
3 V, C
L
= 50 pF;
V
DRIVE
< 3 V, C
L
= 25 pF
SCLK Low Pulsewidth
SCLK High Pulsewidth
SCLK to Data Valid Hold Time
CS
Rising Edge to D
OUT
A, D
OUT
B, High Impedance
SCLK Falling Edge to D
OUT
A, D
OUT
B, High Impedance
SCLK Falling Edge to D
OUT
A, D
OUT
B, High Impedance
t
QUIET
t
2
t
33
t
43
t
5
t
6
t
7
t
84
t
94
0.4 t
SCLK
0.4 t
SCLK
10
25
10
50
ns min
ns min
ns min
ns max
ns min
ns max
NOTES
1
Sample tested at 25
°
C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V
DRIVE
) and timed from a voltage level of 1.6 V.
2
Mark/Space ratio for the CLK input is 40/60 to 60/40.
3
Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 2.0 V.
4
t
t
are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times t
8
and t
9
quoted in the timing characteristics are the true bus
relinquish times of the part and are independent of the bus loading.
Specifications subject to change without notice.
相關(guān)PDF資料
PDF描述
EVAL-AD7877EB Touch Screen Controller
EVAL-AD7887CB +2.7 V to +5.25 V, Micropower, 2-Channel, 125 kSPS, 12-Bit ADC in 8-Lead uSOIC
EVAL-AD7888CB +2.7 V to +5.25 V, Micropower, 8-Channel, 125 kSPS, 12-Bit ADC in 16-Lead TSSOP
EVAL-AD7892-2CB LC2MOS Single Supply, 12-Bit 600 kSPS ADC
EVAL-AD7892-3CB LC2MOS Single Supply, 12-Bit 600 kSPS ADC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7866CBZ 功能描述:BOARD EVALUATION AD7866 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7877EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD7877EBZ 功能描述:BOARD EVALUATION FOR AD7877 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-AD7879-1EBZ 功能描述:BOARD EVALUATION FOR AD7879-1 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-AD7879EBZ 功能描述:BOARD EVALUATION FOR AD7879 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081