- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362802 > EVAL-AD7866CB (Analog Devices, Inc.) Dual 1 MSPS, 12-Bit, 2-Channel SAR ADC with Serial Interface PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7866CB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Dual 1 MSPS, 12-Bit, 2-Channel SAR ADC with Serial Interface |
| 中文描述： | 雙1 MSPS的12位，雙通道SAR型ADC的串行接口 |
| 文件頁數(shù)： | 16/20頁 |
| 文件大?。?/td> | 304K |
| 代理商： | EVAL-AD7866CB |
REV. 0
AD7866
–16–
1
16
10
1
16
INVALID DATA
INVALID DATA
THREE-STATE
THREE-STATE
2
2
10
CS
SCLK
D
OUT
A
D
OUT
B
THE PART ENTERS
PARTIAL POWER-DOWN
THE PART BEGINS
TO POWER-UP
THE PART ENTERS
FULL POWER-DOWN
Figure 19. Entering Full Power-Down Mode
1
16
10
1
16
INVALID DATA
VALID DATA
CS
SCLK
D
OUT
A
D
OUT
B
THE PART BEGINS
TO POWER UP
THE PART IS
FULLY POWERED UP
t
POWER UP
Figure 20. Exiting Full Power-Down Mode
mode. Because of this, it is best to allow a dummy cycle to elapse to
ensure the part is fully powered up before attempting a valid con-
version. Likewise, if it is intended to keep the part in the partial
power-down mode immediately after the supplies are applied,
two dummy cycles must be initiated. The first dummy cycle must
hold
CS
low until after the 10th SCLK falling edge (see Figure 16);
in the second cycle
CS
must be brought high before the 10th
SCLK edge but after the second SCLK falling edge (see Figure 17).
Alternatively, if it is intended to place the part in Full Power-
Down mode when the supplies have been applied, three dummy
cycles must be initiated. The first dummy cycle must hold
CS
low
until after the 10th SCLK falling edge (see Figure 16); the
second and third dummy cycles place the part in Full Power-
Down (see Figure 19). See the Modes of Operation section.
Once supplies are applied to the AD7866, enough time must be
allowed for any external reference to power up and charge any
reference capacitor to its final value, or enough time must be
allowed for the internal reference buffer to charge the various
reference buffer decoupling capacitors to their final values. Then,
to place the AD7866 in normal mode, a dummy cycle (1
μ
s to
4
μ
s approximately) should be initiated. If the first valid con-
version is then performed directly after the dummy conversion,
care must be taken to ensure that adequate acquisition time has
been allowed. As mentioned earlier, when powering up from the
power-down mode, the part will return to track upon the first
SCLK edge applied after the falling edge of
CS
. However, when
the ADC powers up initially after supplies are applied, the track-
and-hold will already be in track. This means that (assuming one
has the facility to monitor the ADC supply current) if the ADC
powers up in the desired mode of operation and thus a dummy
cycle is not required to change mode, then neither is a dummy
cycle required to place the track-and-hold into track. If no current
monitoring facility is available, the relevant dummy cycle(s)
should be performed to ensure the part is in the required mode.
time is typically 4
μ
s; but if an external reference is being used, the
power-up time is typically 1
μ
s. This means that with any fre-
quency of SCLK up to 20 MHz, one dummy cycle will always be
sufficient to allow the device to power up from Partial Power-Down
(see Figure 18) when using an external reference. Once the dummy
cycle is complete, the ADC will be fully powered up and the input
signal will be acquired properly. A dummy cycle may well be suffi-
cient to power up the part when using an internal reference also,
provided the SCLK is slow enough to allow the required power-
up time to elapse before a valid conversion is requested. In addition
to this, it should be ensured that the quiet time, t
QUIET
, has still
been allowed from the point where the bus goes back into three-
state after the dummy conversion to the next falling edge of
CS
.
Alternatively, instead of slowing the SCLK to make the dummy
cycle long enough, the
CS
high time could just be extended to
include the required power-up time as in Figure 20 when power-
ing up from Full Power-Down.
The difference in the power-up time needed, when coming out
of Partial Power-Down, between the two cases where an internal
or external reference is being used, is primarily due to the on-chip
reference buffers. These power down in Partial Power-Down
mode and must be powered up again if the internal reference is
being used, but do not need to be powered up again if an exter-
nal reference is being used. The time needed to power these
buffers up is not just their own power-up time but also the time
required to charge up the decoupling capacitors present on the
pins V
REF
, D
CAP
A, and D
CAP
B.
It should also be noted that when powering up from Partial
Power-Down, the track-and-hold, which was in hold mode
while the part was powered down, returns to track mode after
the first SCLK edge the part receives after the falling edge of
CS
. This is shown as point A in Figure 18.
When power supplies are first applied to the AD7866, the ADC
may power up in either of the power-down modes or the normal
相關PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD7877EB | Touch Screen Controller |
| EVAL-AD7887CB | +2.7 V to +5.25 V, Micropower, 2-Channel, 125 kSPS, 12-Bit ADC in 8-Lead uSOIC |
| EVAL-AD7888CB | +2.7 V to +5.25 V, Micropower, 8-Channel, 125 kSPS, 12-Bit ADC in 16-Lead TSSOP |
| EVAL-AD7892-2CB | LC2MOS Single Supply, 12-Bit 600 kSPS ADC |
| EVAL-AD7892-3CB | LC2MOS Single Supply, 12-Bit 600 kSPS ADC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7866CBZ | 功能描述:BOARD EVALUATION AD7866 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7877EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7877EBZ | 功能描述:BOARD EVALUATION FOR AD7877 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-AD7879-1EBZ | 功能描述:BOARD EVALUATION FOR AD7879-1 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-AD7879EBZ | 功能描述:BOARD EVALUATION FOR AD7879 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
發(fā)布緊急采購，3分鐘左右您將得到回復。