- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17030 > EVAL-AD7731EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7731 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7731EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 24/44頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD7731 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 6.4k |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±1.28 V |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 67.5mW @ 6.4kSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7731 |
| 已供物品： | 板，CD |
| 相關(guān)產(chǎn)品： | AD7731BNZ-ND - IC ADC 24BIT SIGMA-DELTA 24DIP AD7731BRUZ-REEL7-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP AD7731BRUZ-REEL-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP AD7731BRUZ-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP AD7731BRZ-REEL7-ND - IC ADC 24BIT SIGMA-DELTA 24-SOIC AD7731BRZ-REEL-ND - IC ADC 24BIT SIGMA-DELTA 24-SOIC AD7731BRZ-ND - IC ADC 24BIT SIGMA-DELTA 24-SOIC AD7731BRU-REEL7-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP AD7731BRU-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP AD7731BR-REEL7-ND - IC ADC 24BIT SIGMA-DELTA 24-SOIC 更多... |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD7731
–30–
REV. 0
Internal Full-Scale Calibration
An internal full-scale calibration is initiated on the AD7731 by
writing the appropriate values (1, 0, 1) to the MD2, MD1 and
MD0 bits of the Mode Register. In this calibration mode, the
full-scale point used in determining the calibration coefficients is
with an internally-generated full-scale voltage. This full-scale
voltage is derived from the reference voltage for the AD7731
and the PGA is set for the selected gain (as per the RN2, RN1,
RN0 bits in the Mode Register) for this internal full-scale cali-
bration conversion.
Normally, the internal full-scale calibration is performed at the
required operating output range. When operating with a 20 mV
or 40 mV input range, it is recommended that internal full-scale
calibrations are performed on the 80 mV input range.
The internal full-scale calibration is a two-step sequence which
runs when an internal full-scale calibration command is written
to the AD7731. One part of the calibration is a zero-scale cali-
bration and as a result, the contents of the Offset Calibration
Register are altered during this Internal Full-Scale Calibration.
The user must, therefore, perform a zero-scale calibration
(either internal or system) AFTER the internal full-scale cali-
bration. This means that internal full-scale calibrations cannot
be performed in isolation.
The duration time of the calibration depends upon the CHP bit
of the Filter Register. With CHP = 1, the duration is 44
× 1/
Output Rate; with CHP = 0, the duration is 48
× 1/Output
Rate. At this time the MD2, MD1 and MD0 bits in the Mode
Register return to 0, 0, 0 (Sync or Idle Mode for the AD7731).
The
RDY line goes high when calibration is initiated and re-
turns low when calibration is complete. Note, the part has not
performed a conversion at this time. The user must write either
0, 0, 1 or 0, 1, 0 to the MD2, MD1, MD0 bits of the Mode
Register to initiate a conversion. If
RDY is low before (or goes
low during) the calibration command write to the Mode Regis-
ter, it may take up to one modulator cycle (MCLK IN/16) be-
fore
RDY goes high to indicate that calibration is in progress.
Therefore,
RDY should be ignored for up to one modulator
cycle after the last bit of the calibration command is written to
the Mode Register.
System Zero-Scale Calibration
System calibration allows the AD7731 to compensate for system
gain and offset errors as well as its own internal errors. System
calibration performs the same slope factor calculations as self-
calibration but uses voltage values presented by the system to
the AIN inputs for the zero- and full-scale points.
A system zero-scale calibration is initiated on the AD7731 by
writing the appropriate values (1, 1, 0) to the MD2, MD1 and
MD0 bits of the Mode Register. In this calibration mode with a
unipolar input range, the zero-scale point used in determining
the calibration coefficients is the bottom end of the transfer
function. The system’s zero-scale point is applied to the AD7731’s
AIN input before the calibration step and this voltage must
remain stable for the duration of the system zero-scale calibra-
tion. The PGA is set for the selected gain (as per the RN2,
RN1, RN0 bits in the Mode Register) for this system zero-scale
calibration conversion. The allowable range for the system zero-
scale voltage is discussed in the Span and Offsets Section.
The duration time of the calibration depends upon the CHP bit
of the Filter Register. With CHP = 1, the duration is 22
× 1/
Output Rate; with CHP = 0, the duration is 24
× 1/Output
Rate. At this time the MD2, MD1 and MD0 bits in the Mode
Register return to 0, 0, 0 (Sync or Idle Mode for the AD7731).
The
RDY line goes high when calibration is initiated and re-
turns low when calibration is complete. Note, the part has not
performed a conversion at this time; it has simply performed a
zero-scale calibration and updated the Offset Calibration Regis-
ter for the selected channel. The user must write either 0, 0, 1
or 0, 1, 0 to the MD2, MD1, MD0 bits of the Mode Register to
initiate a conversion. If
RDY is low before (or goes low during)
the calibration command write to the Mode Register, it may
take up to one modulator cycle (MCLK IN/16) before
RDY
goes high to indicate that calibration is in progress. Therefore,
RDY should be ignored for up to one modulator cycle after the
last bit of the calibration command is written to the Mode Register.
For bipolar input ranges in the system zero-scale calibrating
mode, the sequence is very similar to that just outlined. In this
case, the zero-scale point is the mid-point of the AD7731’s
transfer function.
The system zero-scale calibration needs to be performed as one
part of a two part full calibration. However, once a full cali-
bration has been performed, additional system zero-scale
calibrations can be performed by themselves to adjust the
part’s zero-scale point only. When performing a two-step full
calibration, care should be taken as to the sequence in which the
two steps are performed. If the system zero-scale calibration is
one part of a full system calibration, it should take place before a
system full-scale calibration. If it takes place in association with
an internal full-scale calibration, this system zero-scale calibra-
tion should be performed after the full-scale calibration.
System Full-Scale Calibration
A system full-scale calibration is initiated on the AD7731 by
writing the appropriate values (1, 1, 1) to the MD2, MD1 and
MD0 bits of the Mode Register. System full-scale calibration is
performed using the system’s positive full-scale voltage. This
full-scale voltage must be set up before the calibration is initi-
ated, and it must remain stable throughout the calibration step.
The system full-scale calibration is performed at the selected
gain (as per the RN2, RN1, RN0 bits in the Mode Register).
The duration time of the calibration depends upon the CHP bit
of the Filter Register. With CHP = 1, the duration is 22
× 1/
Output Rate; with CHP = 0, the duration is 24
× 1/Output Rate.
At this time the MD2, MD1 and MD0 bits in the Mode Regis-
ter return to 0, 0, 0 (Sync or Idle Mode for the AD7731). The
RDY line goes high when calibration is initiated and returns low
when calibration is complete. Note, the part has not performed
a conversion at this time; it has simply performed a full-scale
calibration and updated the Gain Calibration Register for the
selected channel. The user must write either 0, 0, 1 or 0, 1, 0 to
the MD2, MD1, MD0 bits of the Mode Register to initiate a
conversion. If
RDY is low before (or goes low during) the cali-
bration command write to the Mode Register, it may take up to
one modulator cycle (MCLK IN/16) before
RDY goes high to
indicate that calibration is in progress. Therefore,
RDY should
be ignored for up to one modulator cycle after the last bit of the
calibration command is written to the Mode Register.
REV. A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B7J-EY | CONVERTER MOD DC/DC 36V 50W |
| RMM06DTKN-S288 | CONN EDGECARD 12POS .156 EXTEND |
| VI-B7H-EY | CONVERTER MOD DC/DC 52V 50W |
| SDS130R-302N | INDUCTOR PWR SHIELDED 3.0UH SMD |
| VI-B74-EY | CONVERTER MOD DC/DC 48V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7732EB | 制造商:Analog Devices 功能描述:2-CHANNEL, ??10 V INPUT RANGE, HIGH THROUGHPUT, 24-BIT ADC |
| EVAL-AD7732EBZ | 功能描述:BOARD EVAL FOR AD7732 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7734EBZ | 功能描述:BOARD EVALUATION FOR AD7734 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7738EB | 制造商:Analog Devices 功能描述:Evaluation Board For AD7738 ADC 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7738EBZ | 功能描述:BOARD EVAL FOR AD7738 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。