參數(shù)資料
型號： EVAL-AD7731EBZ
廠商： Analog Devices Inc
文件頁數(shù)： 19/44頁
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR AD7731
標(biāo)準(zhǔn)包裝： 1
ADC 的數(shù)量： 1
位數(shù)： 24
采樣率（每秒）： 6.4k
數(shù)據(jù)接口： 串行
輸入范圍： ±1.28 V
在以下條件下的電源（標(biāo)準(zhǔn)）： 67.5mW @ 6.4kSPS
工作溫度： -40°C ~ 85°C
已用 IC / 零件： AD7731
已供物品： 板，CD
相關(guān)產(chǎn)品： AD7731BNZ-ND - IC ADC 24BIT SIGMA-DELTA 24DIP
AD7731BRUZ-REEL7-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP
AD7731BRUZ-REEL-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP
AD7731BRUZ-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP
AD7731BRZ-REEL7-ND - IC ADC 24BIT SIGMA-DELTA 24-SOIC
AD7731BRZ-REEL-ND - IC ADC 24BIT SIGMA-DELTA 24-SOIC
AD7731BRZ-ND - IC ADC 24BIT SIGMA-DELTA 24-SOIC
AD7731BRU-REEL7-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP
AD7731BRU-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP
AD7731BR-REEL7-ND - IC ADC 24BIT SIGMA-DELTA 24-SOIC
更多...
AD7731
–26–
REV. 0
Chop Mode (SKIP = 0, CHP = 1)
With CHOP mode enabled and SKIP mode disabled, the sec-
ond stage filter is presented with alternating first stage filter
outputs and processes data accordingly. It has two primary
functions. One is to set the overall frequency response and the
second is to eliminate the modulated offset effect which appears
on the output of the first stage filter. Time to first output is
22
× 1/Output Rate in this mode. Table XVIII summarizes the
settling time and subsequent throughput rate for the various
different modes.
Figure 9 shows the full frequency response of the AD7731 when
the second stage filter is set for normal FIR operation. This
response is for chop mode enabled with the decimal equivalent
of the word in the SF bits set to 512 and a master clock fre-
quency of 4.9152 MHz. The response will scale proportionately
with master clock frequency. The response is shown from dc to
100 Hz. The rejection at 50 Hz
± 1 Hz and 60 Hz ± 1 Hz is
better than 88 dB.
The –3 dB frequency for the frequency response of the AD7731
with the second stage filter set for normal FIR operation and
chop mode enabled is determined by the following relationship:
f
3 dB = 0. 0395 × f MOD ×
1
3
× SF
CHP
= 1
()
In this case, f3dB = 7.9 Hz and the stop-band, where the attenua-
tion is greater than 64.5 dB, is determined by:
f
STOP = 0.14 × f MOD ×
1
3
× SF
CHP
= 1
()
In this case, fSTOP = 28 Hz.
FREQUENCY – Hz
0
–60
–100
090
GAIN
–
dB
10
20
30
40
50
60
70
80
–10
–50
–70
–90
–30
–40
–80
–20
–120
–110
100
Figure 9. Detailed Full Frequency Response of AD7731
(SKIP = 0, CHP = 1, SF = 512)
Figure 10 shows the frequency response for the same set of
conditions as for Figure 9 but in this case the response in shown
out to 600 Hz. This response shows that the attenuation of
input frequencies close to 200 Hz and 400 Hz is significantly
less than at other input frequencies. These “peaks” in the fre-
quency response are a by-product of the chopping of the input.
The plot of Figure 10 is the amplitude for different input fre-
quencies. Note that because the output rate is 200 Hz for the
conditions under which Figure 10 is plotted, if something ex-
isted in the input frequency domain at 200 Hz, it would be
aliased and appear in the output frequency domain at dc.
Because of this effect, care should be taken in choosing an out-
put rate which is close to the line frequency in the application.
For example, if the line frequency is 50 Hz, an output update
rate of 50 Hz should not be chosen as it will significantly reduce
the AD7731’s line frequency rejection (the 50 Hz will appear as
a dc component with only 6 dB attenuation). However, choos-
ing 60 Hz as the output rate (SF = 1707) will give better than
90 dB attenuation of the aliased line frequency. In a similar
fashion, if the line frequency is 60 Hz, it is recommended that
the user choose an output update rate of 50 Hz (SF = 2048).
FREQUENCY – Hz
0
–60
–100
0
450
GAIN
–
dB
50
100 150 200 250 300 350 400
–10
–50
–70
–90
–30
–40
–80
–20
–120
–110
500 550
600
Figure 10. Expanded Full Frequency Response of AD7731
(SKIP = 0, CHP = 1, SF = 512)
Similarly, multiples of the line frequency should be avoided as
the output rate because harmonics of the line frequency will not
be fully attenuated. The programmability of the AD7731’s
output rate should allow the user to readily choose an output
rate which overcomes this issue. An alternative is to use the part
in nonchop mode.
REV. A
相關(guān)PDF資料
PDF描述
VI-B7J-EY CONVERTER MOD DC/DC 36V 50W
RMM06DTKN-S288 CONN EDGECARD 12POS .156 EXTEND
VI-B7H-EY CONVERTER MOD DC/DC 52V 50W
SDS130R-302N INDUCTOR PWR SHIELDED 3.0UH SMD
VI-B74-EY CONVERTER MOD DC/DC 48V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7732EB 制造商:Analog Devices 功能描述:2-CHANNEL, ??10 V INPUT RANGE, HIGH THROUGHPUT, 24-BIT ADC
EVAL-AD7732EBZ 功能描述:BOARD EVAL FOR AD7732 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7734EBZ 功能描述:BOARD EVALUATION FOR AD7734 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7738EB 制造商:Analog Devices 功能描述:Evaluation Board For AD7738 ADC 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD7738EBZ 功能描述:BOARD EVAL FOR AD7738 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*