
40
Altera Corporation
MAX 7000B Programmable Logic Device Family Data Sheet
Preliminary Information
Table 26. EPM7128B Internal Timing Parameters
Notes (1)
,
(2)
Symbol
Parameter
Conditions
Speed Grade
Unit
-4
-7
-10
Min
Max
Min
Max
Min
Max
t
IN
t
IO
t
FIN
t
FIND
Input pad and buffer delay
0.6
0.6
0.5
1.5
0.9
0.9
1.0
1.5
1.3
1.3
1.1
1.5
ns
ns
ns
ns
I/O input pad and buffer delay
Fast input delay
Programmable delay adder for
fast input
t
SEXP
t
PEXP
t
LAD
t
LAC
t
IOE
t
OD1
Shared expander delay
1.8
0.4
1.5
0.7
0.0
0.7
3.0
0.7
2.5
1.1
0.0
1.2
3.8
0.9
3.2
1.4
0.0
1.6
ns
ns
ns
ns
ns
ns
Parallel expander delay
Logic array delay
Logic control array delay
Internal output enable delay
Output buffer and pad delay
slow slew rate = off
V
CCIO
= 3.3 V
Output buffer and pad delay
slow slew rate = on
V
CCIO
= 2.5 V or 3.3 V
Output buffer enable delay
slow slew rate = off
V
CCIO
= 3.3 V
Output buffer enable delay
slow slew rate = on
V
CCIO
= 2.5 V or 3.3 V
Output buffer disable delay
C1 = 35 pF
t
OD3
C1 = 35 pF
5.7
6.2
6.6
ns
t
ZX1
C1 = 35 pF
3.0
4.0
5.0
ns
t
ZX3
C1 = 35 pF
8.0
9.0
10.0
ns
t
XZ
t
SU
t
H
t
FSU
t
FH
t
RD
t
COMB
t
IC
t
EN
t
GLOB
t
PRE
t
CLR
t
PIA
t
LPA
C1 = 5 pF
3.0
4.0
5.0
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Register setup time
1.3
0.6
1.0
1.5
2.1
1.0
1.5
1.5
2.8
1.2
1.5
1.5
Register hold time
Register setup time of fast input
Register hold time of fast input
Register delay
0.7
0.5
0.7
0.7
0.5
1.5
0.7
1.2
3.5
1.2
0.9
1.1
1.1
1.0
2.6
1.2
2.0
4.0
1.6
1.3
1.4
1.4
1.1
3.3
1.6
2.6
5.0
Combinatorial delay
Array clock delay
Register enable time
Global control delay
Register preset time
Register clear time
PIA delay
(3)
Low-power adder
(7)