- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19343 > EPF8820AQC208-4 (Altera)IC FLEX 8000A FPGA 8K 208-PQFP PDF資料下載
參數(shù)資料
| 型號： | EPF8820AQC208-4 |
| 廠商： | Altera |
| 文件頁數(shù)： | 5/62頁 |
| 文件大小： | 0K |
| 描述： | IC FLEX 8000A FPGA 8K 208-PQFP |
| 產(chǎn)品培訓(xùn)模塊： | Three Reasons to Use FPGA's in Industrial Designs |
| 標(biāo)準(zhǔn)包裝： | 72 |
| 系列： | FLEX 8000 |
| LAB/CLB數(shù)： | 84 |
| 邏輯元件/單元數(shù)： | 672 |
| 輸入/輸出數(shù)： | 152 |
| 門數(shù)： | 8000 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 208-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 208-PQFP（28x28） |
| 產(chǎn)品目錄頁面： | 602 (CN2011-ZH PDF) |
| 其它名稱： | 544-2264 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
Altera Corporation
13
FLEX 8000 Programmable Logic Device Family Data Sheet
FL
EX
800
0
3
Internal Tri-State Emulation
Internal tri-state emulation provides internal tri-stating without the
limitations of a physical tri-state bus. In a physical tri-state bus, the
tri-state buffers’ output enable signals select the signal that drives the bus.
However, if multiple output enable signals are active, contending signals
can be driven onto the bus. Conversely, if no output enable signals are
active, the bus will float. Internal tri-state emulation resolves contending
tri-state buffers to a low value and floating buses to a high value, thereby
eliminating these problems. The MAX+PLUS II software automatically
implements tri-state bus functionality with a multiplexer.
Clear & Preset Logic Control
Logic for the programmable register’s clear and preset functions is
controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The
clear and preset control structure of the LE is used to asynchronously load
signals into a register. The register can be set up so that LABCTRL1
implements an asynchronous load. The data to be loaded is driven to
DATA3
; when LABCTRL1 is asserted, DATA3 is loaded into the register.
During compilation, the MAX+PLUS II Compiler automatically selects
the best control signal implementation. Because the clear and preset
functions are active-low, the Compiler automatically assigns a logic high
to an unused clear or preset.
The clear and preset logic is implemented in one of the following six
asynchronous modes, which are chosen during design entry. LPM
functions that use registers will automatically use the correct
asynchronous mode. See Figure 7.
■
Clear only
■
Preset only
■
Clear and preset
■
Load with clear
■
Load with preset
■
Load without clear or preset
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EP4CE30F29C7N | IC CYCLONE IV E FPGA 30K 780FBGA |
| JWS60048 | PWR SUP 48.0V 13A SNG OUTPUT |
| R24P23.3S/P/R6.4 | CONV DC/DC 2W 24VIN 3.3VOUT |
| GBA06DRMD-S288 | CONN EDGECARD 12POS .125 EXTEND |
| EMC35DRAI-S734 | CONN EDGECARD 70POS .100 R/A PCB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPF8820AQI144-3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| EPF8820AQI160-3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| EPF8820AQI208-3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| EPF8820ARC208-2 | 制造商:Altera Corporation 功能描述:IC FPGA 152 I/O 208RQFP 制造商:Altera Corporation 功能描述:IC FLEX 8000 FPGA 8K 208RQFP |
| EPF8820ARC208-2A | 制造商:Altera Corporation 功能描述:FPGA (Field-Programmable Gate Array) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。