參數(shù)資料
型號(hào)： EPF8820AQC208-4
廠商： Altera
文件頁(yè)數(shù)： 14/62頁(yè)
文件大?。?/td> 0K
描述： IC FLEX 8000A FPGA 8K 208-PQFP
產(chǎn)品培訓(xùn)模塊： Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝： 72
系列： FLEX 8000
LAB/CLB數(shù)： 84
邏輯元件/單元數(shù)： 672
輸入/輸出數(shù)： 152
門(mén)數(shù)： 8000
電源電壓： 4.75 V ~ 5.25 V
安裝類(lèi)型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 208-BFQFP
供應(yīng)商設(shè)備封裝： 208-PQFP（28x28）
產(chǎn)品目錄頁(yè)面： 602 (CN2011-ZH PDF)
其它名稱(chēng)： 544-2264
Altera Corporation
21
FLEX 8000 Programmable Logic Device Family Data Sheet
FL
EX
800
0
3
Figure 12. FLEX 8000 Column-to-IOE Connections
In addition to general-purpose I/O pins, FLEX 8000 devices have four
dedicated input pins. These dedicated inputs provide low-skew, device-
wide signal distribution, and are typically used for global clock, clear, and
preset control signals. The signals from the dedicated inputs are available
as control signals for all LABs and I/O elements in the device. The
dedicated inputs can also be used as general-purpose data inputs because
they can feed the local interconnect of each LAB in the device.
Signals enter the FLEX 8000 device either from the I/O pins that provide
general-purpose input capability or from the four dedicated inputs. The
IOEs are located at the ends of the row and column interconnect channels.
I/O pins can be used as input, output, or bidirectional pins. Each I/O pin
has a register that can be used either as an input register for external data
that requires fast setup times, or as an output register for data that
requires fast clock-to-output performance. The MAX+PLUS II Compiler
uses the programmable inversion option to invert signals automatically
from the row and column interconnect when appropriate.
The clock, clear, and output enable controls for the IOEs are provided by
a network of I/O control signals. These signals can be supplied by either
the dedicated input pins or by internal logic. The IOE control-signal paths
are designed to minimize the skew across the device. All control-signal
sources are buffered onto high-speed drivers that drive the signals around
the periphery of the device. This “peripheral bus” can be configured to
provide up to four output enable signals (10 in EPF81500A devices), and
up to two clock or clear signals. Figure 13 on page 22 shows how two
output enable signals are shared with one clock and one clear signal.
IOE
8
16
Column Interconnect
Each IOE is
driven by an
8-to-1
multiplexer.
Each IOE can drive
up to two column
signals.
相關(guān)PDF資料
PDF描述
EP4CE30F29C7N IC CYCLONE IV E FPGA 30K 780FBGA
JWS60048 PWR SUP 48.0V 13A SNG OUTPUT
R24P23.3S/P/R6.4 CONV DC/DC 2W 24VIN 3.3VOUT
GBA06DRMD-S288 CONN EDGECARD 12POS .125 EXTEND
EMC35DRAI-S734 CONN EDGECARD 70POS .100 R/A PCB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPF8820AQI144-3 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EPF8820AQI160-3 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EPF8820AQI208-3 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EPF8820ARC208-2 制造商:Altera Corporation 功能描述:IC FPGA 152 I/O 208RQFP 制造商:Altera Corporation 功能描述:IC FLEX 8000 FPGA 8K 208RQFP
EPF8820ARC208-2A 制造商:Altera Corporation 功能描述:FPGA (Field-Programmable Gate Array)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*