參數(shù)資料
型號(hào): EPF8452AQC160-4
廠商: Altera
文件頁(yè)數(shù): 61/62頁(yè)
文件大?。?/td> 0K
描述: IC FLEX 8000A FPGA 4K 160-PQFP
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝: 72
系列: FLEX 8000
LAB/CLB數(shù): 42
邏輯元件/單元數(shù): 336
輸入/輸出數(shù): 120
門(mén)數(shù): 4000
電源電壓: 4.75 V ~ 5.25 V
安裝類(lèi)型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 160-BQFP
供應(yīng)商設(shè)備封裝: 160-PQFP(28x28)
產(chǎn)品目錄頁(yè)面: 602 (CN2011-ZH PDF)
其它名稱(chēng): 544-2259
8
Altera Corporation
FLEX 8000 Programmable Logic Device Family Data Sheet
The FLEX 8000 architecture provides two dedicated high-speed data
paths—carry chains and cascade chains—that connect adjacent LEs
without using local interconnect paths. The carry chain supports high-
speed counters and adders; the cascade chain implements wide-input
functions with minimum delay. Carry and cascade chains connect all LEs
in an LAB and all LABs in the same row. Heavy use of carry and cascade
chains can reduce routing flexibility. Therefore, the use of carry and
cascade chains should be limited to speed-critical portions of a design.
Carry Chain
The carry chain provides a very fast (less than 1 ns) carry-forward
function between LEs. The carry-in signal from a lower-order bit moves
forward into the higher-order bit via the carry chain, and feeds into both
the LUT and the next portion of the carry chain. This feature allows the
FLEX 8000 architecture to implement high-speed counters and adders of
arbitrary width. The MAX+PLUS II Compiler can create carry chains
automatically during design processing; designers can also insert carry
chain logic manually during design entry.
Figure 4 shows how an n-bit full adder can be implemented in n + 1 LEs
with the carry chain. One portion of the LUT generates the sum of two bits
using the input signals and the carry-in signal; the sum is routed to the
output of the LE. The register is typically bypassed for simple adders, but
can be used for an accumulator function. Another portion of the LUT and
the carry chain logic generate the carry-out signal, which is routed directly
to the carry-in signal of the next-higher-order bit. The final carry-out
signal is routed to another LE, where it can be used as a general-purpose
signal. In addition to mathematical functions, carry chain logic supports
very fast counters and comparators.
相關(guān)PDF資料
PDF描述
6-5174215-5 CONN D-PLUG FEM SCKT 20POS VERT
VJ1206A820KBAAT4X CAP CER 82PF 50V 10% NP0 1206
EEC08DRYS-S734 CONN EDGECARD 16POS DIP .100 SLD
VJ1206A820JBEAT4X CAP CER 82PF 500V 5% NP0 1206
LT3599EFE#PBF IC LED DRVR WHITE BCKLGT 28TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPF8452AQC160-4N 制造商:Altera Corporation 功能描述:FPGA FLEX 8000 Family 4K Gates 336 Cells 125MHz CMOS Technology 5V 160-Pin PQFP
EPF8452AQC160-5 制造商:Altera Corporation 功能描述:Field-Programmable Gate Array, 336 Cell, 160 Pin, Plastic, QFP
EPF8452AQC160-6 制造商:Altera Corporation 功能描述:
EPF8452AQI160-3 制造商:Altera Corporation 功能描述:Field-Programmable Gate Array, 336 Cell, 160 Pin, Plastic, QFP
EPF8452ATC100-2 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field Programmable Gate Array (FPGA)